| Electronic Components Datasheet Search |
|
LTC3413 Datasheet(PDF) 5 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC3413 Datasheet(HTML) 5 Page - Linear Technology |
|
5 / 16 page ![]() 5 LTC3413 sn3413 3413fs FU CTIO AL DIAGRA – + – + 9 16 10 PVIN 3 ITH 6 VREF 1 8 SVIN SGND 4 VFB PGOOD SVIN PVIN SLOPE COMPENSATION RECOVERY SLOPE COMPENSATION PMOS CURRENT COMPARATOR NMOS CURRENT COMPARATOR OSCILLATOR ERROR AMPLIFIER LOGIC RUN RUN/SS RT 11 14 15 SW SW SW SW 13 7 5 PGND 3413 BD 12 PGND 2 1.1VREF 2 0.9VREF 2 PI FU CTIO S SVIN (Pin 1): Signal Input Supply. Decouple this pin to SGND with a capacitor. SVIN must be greater or equal to PVIN, however, the difference between SVIN and PVIN must be less than 0.5V. PGOOD (Pin 2): Power Good Output. Open-drain logic output that is pulled to ground when the output voltage is not within ±10% of regulation point. ITH (Pin 3): Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Nominal voltage range for this pin is from 0.2V to 1.4V with 0.6V corresponding to the zero-sense voltage (zero current). VFB (Pin 4): Feedback Pin. Receives the feedback voltage from the output. RT (Pin 5): Oscillator Resistor Input. Connecting a resistor to ground from this pin sets the switching frequency. VREF (Pin 6): Reference Voltage Input. The positive input of the internal error amplifier senses one-half of the voltage at this pin through a resistor divider. RUN/SS (Pin 7): Run Control and Soft-Start Input. Forcing this pin below 0.5V shuts down the LTC3413. In shutdown all functions are disabled drawing < 1 µA of supply current. A capacitor to ground from this pin sets the ramp time to full output current. SGND (Pin 8): Signal Ground. All small-signal compo- nents and compensation components should connect to this ground, which in turn connects to PGND at one point. PVIN (Pins 9, 16): Power Input Supply. Decouple this pin to PGND with a capacitor. SW (Pins 10, 11, 14, 15): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches. PGND (Pins 12, 13): Power Ground. Connect this pin closely to the (–) terminal of CIN and COUT. EXPOSED PAD (Pin 17): Should be connected to SGND. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |