Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

THCV233 Datasheet(PDF) 23 Page - THine Electronics, Inc.

Part # THCV233
Description  V-by-One HS High-speed Video Data Transmitter and Receiver
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  THINE [THine Electronics, Inc.]
Direct Link  http://www.thine.co.jp/index_e.html
Logo THINE - THine Electronics, Inc.

THCV233 Datasheet(HTML) 23 Page - THine Electronics, Inc.

Back Button THCV233 Datasheet HTML 19Page - THine Electronics, Inc. THCV233 Datasheet HTML 20Page - THine Electronics, Inc. THCV233 Datasheet HTML 21Page - THine Electronics, Inc. THCV233 Datasheet HTML 22Page - THine Electronics, Inc. THCV233 Datasheet HTML 23Page - THine Electronics, Inc. THCV233 Datasheet HTML 24Page - THine Electronics, Inc. THCV233 Datasheet HTML 25Page - THine Electronics, Inc. THCV233 Datasheet HTML 26Page - THine Electronics, Inc. THCV233 Datasheet HTML 27Page - THine Electronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 34 page
background image
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Units
tDEH
DE=High Duration
-
2×tTCIP
-
-
sec
SiSo, SiDDo
2×tTCIP
-
-
sec
SiDo
4×tTCIP
-
-
sec
tDEL
DE=Low Duration
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Units
COL=H, Si/So
10
-
111
ns
COL=H, Si/DDo
10
-
50
ns
COL=H, Si/Do
10
-
25
ns
COL=L, Si/So
11.76
-
111
ns
COL=L, Si/DDo
11.76
-
50
ns
COL=L, Si/Do
11.76
-
25
ns
tTCIH
LVDS Differential Clock High Time
-
2×tTCIP/7
4×tTCIP/7
5×tTCIP/7
ns
tTCIL
LVDS Differential Clock Low Time
-
2×tTCIP/7
3×tTCIP/7
5×tTCIP/7
ns
tTCIP=75MHz
-440
-
440
ps
tTCIP=85MHz
-390
-
390
ps
tTCIP=100MHz
-330
-
330
ps
tTIP1
LVDS Input Data Position1
-
-tSK
0
+tSK
ns
tTIP0
LVDS Input Data Position0
-
tTCIP/7-tSK
tTCIP/7
tTCIP/7+tSK
ns
tTIP6
LVDS Input Data Position2
-
2×tTCIP/7-tSK
2×tTCIP/7
2×tTCIP/7+tSK
ns
tTIP5
LVDS Input Data Position3
-
3×tTCIP/7-tSK
3×tTCIP/7
3×tTCIP/7+tSK
ns
tTIP4
LVDS Input Data Position4
-
4×tTCIP/7-tSK
4×tTCIP/7
4×tTCIP/7+tSK
ns
tTIP3
LVDS Input Data Position5
-
5×tTCIP/7-tSK
5×tTCIP/7
5×tTCIP/7+tSK
ns
tTIP2
LVDS Input Data Position6
-
6×tTCIP/7-tSK
6×tTCIP/7
6×tTCIP/7+tSK
ns
tTALN
LVDS-ALNIN timing tolerance
-
0
-
3×tTCIP/7
ns
tTRF
CML Output Rise and Fall Time(20%-80%)
-
50
-
150
ps
tTOSK
CML Lane0/1 Output Inter Pair Skew
-
-2
-
2
UI
tTCD
Input Clock to Output Data Delay
SiDDo 10bit 85MHz
143.4
-
150.2ns
tTLH
VDL On to VDH On Delay
-
0
-
-
ns
tTPD
Power On to PDN High Delay
-
0
-
-
ns
tTPDL
PDN Low Pulse Width
-
1
-
-
ms
tTPLL0
PDN High to CML Output Delay
-
-
-
10
ms
tTPLL1
PDN Low to CML Output High Fix Delay
-
-
-
20
ns
tTNP0
LOCKN High to Training Pattern Output Delay
-
-
-
10
ms
tTNP1
LOCKN Low to Data Pattern Output Delay
-
-
-
10
ms
tTCIP
TLCLK Period
tSK
LVDS Receiver Skew Margin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com