Electronic Components Datasheet Search
  English  ▼

X  

AD7693 Datasheet(PDF) 20 Page - Analog Devices

Part # AD7693
Description  500 kSPS PulSAR Differential ADC in MSOP/LFCSP
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7693 Datasheet(HTML) 20 Page - Analog Devices

Back Button AD7693 Datasheet HTML 16Page - Analog Devices AD7693 Datasheet HTML 17Page - Analog Devices AD7693 Datasheet HTML 18Page - Analog Devices AD7693 Datasheet HTML 19Page - Analog Devices AD7693 Datasheet HTML 20Page - Analog Devices AD7693 Datasheet HTML 21Page - Analog Devices AD7693 Datasheet HTML 22Page - Analog Devices AD7693 Datasheet HTML 23Page - Analog Devices AD7693 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 25 page
background image
Data Sheet
AD7693
CS MODE, 4-WIRE WITHOUT BUSY INDICATOR
This mode is usually used when multiple AD7693s are
connected to an SPI-compatible digital host.
A connection diagram example using two AD7693s is shown in
Figure 38, and the corresponding timing is given in Figure 39.
With SDI high, a rising edge on CNV initiates a conversion, selects
the CS mode, and forces SDO to high impedance. In this mode,
CNV must be held high during the conversion phase and the
subsequent data readback. (If SDI and CNV are low, SDO is
driven low.) Prior to the minimum conversion time, SDI can be
used to select other SPI devices, such as analog multiplexers, but
SDI must be returned high before the minimum conversion time
elapses and then held high for the maximum possible conversion
time to avoid the generation of the busy signal indicator. When
the conversion is complete, the AD7693 enters the acquisition
phase and powers down. Each ADC result can be read by bringing
its SDI input low, which consequently outputs the MSB onto
SDO. The remaining data bits are clocked by subsequent SCK
falling edges. The data is valid on both SCK edges. Although the
rising edge can be used to capture the data, a digital host using
the SCK falling edge will allow a faster reading rate, provided it
has an acceptable hold time. After the 16th SCK falling edge or
when SDI goes high (whichever occurs first), SDO returns to
high impedance and another AD7693 can be read.
DATA IN
CLK
CS1
CONVERT
CS2
CNV
SCK
SDO
SDI
CNV
SCK
SDO
SDI
AD7693
AD7693
DIGITAL HOST
Figure 38. CS Mode, 4-Wire Without Busy Indicator Connection Diagram
SDO
D15
D14
D13
D1
D0
tDIS
SCK
1
2
3
30
31
32
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI(CS1)
CNV
tSSDICNV
tHSDICNV
D1
14
15
tSCK
tSCKL
tSCKH
D0
D16
D15
17
18
16
SDI(CS2)
Figure 39. CS Mode, 4-Wire Without Busy Indicator Serial Interface Timing
Rev. B | Page 19 of 24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com