Differential/Single-Ended Input, Dual

1 MSPS, 12-Bit, 3-Channel SAR ADC

Data Sheet

AD7265

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property oftheir respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2005–2017 Analog Devices, Inc. All rights reserved.

Technica l Support

www.analog.com

FEATURES

Dual 12-bit, 3-channel ADC

Throughput rate: 1 MSPS

Power consumption

7 mW at 1 MSPS with 3 V supplies

17 mW at 1 MSPS with 5 V supplies

Pin-configurable analog inputs

12-channel single-ended inputs

6-channel fully differential inputs

6-channel pseudo differential inputs

70 dB SINAD at 50 kHz input frequency

Accurate on-chip reference: 2.5 V

±0.2% maximum @ 25°C, 20 ppm/°C maximum

Dual conversion with read 875 ns, 16 MHz SCLK

High speed serial interface

SPI®-/QSPI™-/MICROWIRE™-/DSP-compatible

−40°C to +125°C operation

Shutdown mode: 1 µA maximum

32-lead LFCSP and 32-lead TQFP

2 MSPS version, AD7266

GENERAL DESCRIPTION

approximationADCthat operates from a single 2.7V to 5.25 V

power supply and features throughputrates ofup to 1 MSPS.The

device contains two ADCs, each preceded bya 3-channel

multiplexer, and a low noise, wide bandwidth track-and-hold

amplifier that canhandle inputfrequencies in excess of30 MHz.

The conversion process and data acquisition use standard

control inputs allowing easy interfacing to microprocessors or

DSPs. The input signal is sampled on the falling edge of CS;

conversion is also initiated at this point. The conversion time is

determined by the SCLK frequency. The AD7265 uses advanced

design techniques to achieve very low power dissipation at high

throughput rates. With 5 V supplies and a 1 MSPSthroughputrate,

the part consumes 4 mA maximum. The part also offers flexible

power/throughput rate management whenoperatinginnormal

mode, because the quiescentcurrent consumptionis so low.

The analog input range for the part can be selected to be a 0 V

complement output coding. The AD7265 has an on-chip 2.5 V

reference that can be overdriven when an external reference is

AD7265 is available in 32-lead LFCSP and 32-lead TQFP.

FUNCTIONAL BLOCK DIAGRAM

12-BIT

SUCCESSIVE

APPROXIMATION

ADC

OUTPUT

DRIVERS

CONTROL

LOGIC

T/H

BUF

MUX

REF

AD7265

REF SELECT

BUF

OUTPUT

DRIVERS

12-BIT

SUCCESSIVE

APPROXIMATION

ADC

T/H

MUX

DGND

DGND

CS

SCLK

RANGE

SGL/DIFF

A0

A1

A2

Figure 1.

PRODUCT HIGHLIGHTS

1. Two Complete ADC Functions Allow Simultaneous

Sampling and Conversion of Two Channels.

Each ADC has three fully/pseudo differential pairs, or six

single-ended channels, as programmed. The conversion

result of both channels is simultaneously available on

separate data lines, or in succession on one data line if only

one serial port is available.

2. High Throughput with Low Power Consumption.

The AD7265 offers a 1 MSPS throughput rate with 9 mW

maximum power dissipation when operating at 3 V.

4. No Pipeline Delay.

The part features two standard successive approximation

ADCs with accurate control of the sampling instant via a CS

input and once off conversion control.