Electronic Components Datasheet Search
  English  ▼

X  

AD7923 Datasheet(PDF) 16 Page - Analog Devices

Part # AD7923
Description  4-Channel, 200 kSPS 12-Bit ADC Sequencer in 16-Lead TSSOP
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7923 Datasheet(HTML) 16 Page - Analog Devices

Back Button AD7923 Datasheet HTML 12Page - Analog Devices AD7923 Datasheet HTML 13Page - Analog Devices AD7923 Datasheet HTML 14Page - Analog Devices AD7923 Datasheet HTML 15Page - Analog Devices AD7923 Datasheet HTML 16Page - Analog Devices AD7923 Datasheet HTML 17Page - Analog Devices AD7923 Datasheet HTML 18Page - Analog Devices AD7923 Datasheet HTML 19Page - Analog Devices AD7923 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 25 page
background image
Data Sheet
AD7923
Rev. D | Page 15 of 24
ADC TRANSFER FUNCTION
The output coding of the AD7923 is either straight binary or
twos complement, depending on the status of the LSB in the
control register. The designed code transitions occur at succes-
sive LSB values (for example, 1 LSB, 2 LSBs). The LSB size is
REFIN /4096 for the AD7923. The ideal transfer characteristic
for the AD7923 when straight binary coding is selected is
shown in Figure 16 and the ideal transfer characteristic for the
AD7923 when twos complement coding is selected is shown in
Figure 17.
+VREF – 1LSB
000...000
0V
ANALOG INPUT
111...111
000...001
000...010
111...110
•
•
111...000
•
011...111
•
•
1LSB
1LSB = VREF/4096
NOTES
1. VREF IS EITHER REFIN OR 2 × REFIN
Figure 16. Straight Binary Transfer Characteristic
–VREF + 1LSB
ANALOG INPUT
+VREF – 1LSB
1LSB = 2
× V
REF/4096
VREF – 1LSB
100...000
011...111
100...001
100...010
011...110
•
•
000...001
111...111
•
•
000...000
Figure 17. Twos Complement Transfer Characteristic
with REFIN ± REFIN Input Range
Handling Bipolar Input Signals
Figure 18 shows how useful the combination of the 2 × REFIN
input range and the twos complement output coding scheme is
for handling bipolar input signals. If the bipolar input signal is
biased around REFIN and twos complement output coding is
selected, then REFIN becomes the zero-code point, −REFIN is
negative full scale, and + REFIN becomes positive full scale with
a dynamic range of 2 × REFIN.
R3
R2
R4
REFIN
VIN0
VIN3
AD7923
DSP/
µP
VDD
0.1
µF
V
AVDD
VDRIVE
DOUT
TWOS
COMPLEMENT
+REFIN
REFIN
–REFIN
011...111
000...000
100...000
(= 0V)
(= 2
× REF
IN)
0V
V
R1
R1 = R2 = R3 = R4
VDD
VREF
•
•
Figure 18. Handling Bipolar Signals



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com