| Electronic Components Datasheet Search |
|
AD9671KBCZ Datasheet(PDF) 56 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9671KBCZ Datasheet(HTML) 56 Page - Analog Devices |
|
56 / 61 page ![]() Data Sheet AD9671 Rev. A| Page 55 of 60 Addr. (Hex) Register Name Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB) Default Value Comments 0x143 JTX_LINK_ CTRL2 SYNCINB signal polarity 0 = not inverted (default) 1 = inverted 0 0 8B/10B encoder 0 = enable (default) 1 = bypass (test mode only) 10B transmit bit invert 0 = not inverted (default) 1 = inverted SERD- OUTx± 10B transmit bit mirror 0 = not mirrored (default) 1 = mirrored 0x00 JESD204B configuration (global). 0x144 JTX_LINK_ CTRL3 Checksum enable 0 = enable (default) 1 = disable Checksum algorithm 0 = add parameter (default) 1 = add packed octets JESD204B test pattern input selection 00 = reserved (default) 01 = 10-bit test data injected at output of 8B/10B encoder 10 = 8-bit test data injected at input of scrambler 11 = reserved JESD204B test mode selection 0000 = off (default) 0001 = alternating checkerboard 0010 = 1-/0-word toggle 0011 = PN sequence long 0100 = PN sequence short 0101 = continuous/repeat user test pattern 0110 = single user test pattern 0111 = ramp output 1000 = modified RPAT sequence 1001 = reserved … 1111 = reserved 0x00 JESD204B test mode and checksum controls (global). 0x145 JTX_LINK_ CTRL4 Initial lane alignment sequence repeat count 0000 0000 = 4 × K + 1 (default) 0000 0001 = 4 × K + 2 … 1111 1111 = 4 × K + 128 0x00 JESD204B ILAS repeat count (global). 0x146 JTX_DID_ CFG JESD204B serial device identification (DID) number 0x00 Global. 0x147 JTX_BID_ CFG X X X X JESD204B serial bank identification (BID) number (extension to DID) 0x00 Global. 0x148 JTX_LID0_ CFG X X X Serial lane identification (LID) number for Lane 1 0x00 Global. 0x149 JTX_LID1_ CFG X X X Serial lane identification (LID) number for Lane 2 0x01 Global. 0x14A JTX_LID2_ CFG X X X Serial lane identification (LID) number for Lane 3 0x02 Global. 0x14B JTX_LID3_ CFG X X X Serial lane identification (LID) number for Lane 4 0x03 Global. 0x14C RESERVED_ 14C 0 0 0 0 0 0 0 0 0x00 Reserved. 0x14D RESERVED_ 14D 0 0 0 0 0 0 0 0 0x00 Reserved. 0x14E RESERVED_ 14E 0 0 0 0 0 0 0 0 0x00 Reserved. 0x14F RESERVED_ 14F 0 0 0 0 0 0 0 0 0x00 Reserved. 0x150 JTX_SCR_ L_CFG JESD204B serial scrambler mode 0 = disabled 1 = enabled (default) X X X X X Lanes per link 00 = one lane (L = 1) 01 = two lanes (L = 2) 10 = reserved 11 = four lanes (L = 4) (default) 0x83 JESD204B scrambler and lane configuration (global). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |