MP2499M – 36V, 3A MAX, SYNCHRONOUS BUCK CONVERTER

MP2499M Rev 1.0

www.MonolithicPower.com

16

5/1/2018

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

Efficient PCB layout, especially of the input

capacitor and VCC capacitor placement, is

critical for stable operation. For best results,

refer to Figure 9 and follow the guidelines below.

1. Place the ceramic input capacitors as close

to IN and PGND as possible.

2. Keep the connection of the input capacitor

and IN as short and wide as possible.

3. Place the VCC capacitor as close to VCC

and AGND as possible.

4. Make the trace length of the VCC pin to the

VCC capacitor anode to the VCC capacitor

cathode to the chip

’s AGND pin as short as

possible.

5. Use a large ground plane to connect to

PGND directly.

6. Add vias near PGND if the bottom layer is a

ground plane.

7. Route SW and BST away from sensitive

analog areas such as FB.

8. Place the feedback resistor close to the chip

to ensure that the trace connecting to FB is

as short as possible.

NOTE:

7)

The

recommended

layout

is

based

on

the

Typical

Application Circuit page 17.

VIN

GND

Vo

Top Layer

VIN

GND

sw

Bottom Layer

Figure 9: Recommended PCB Layout