Electronic Components Datasheet Search
  English  ▼

X  

MPQ8632 Datasheet(PDF) 44 Page - Monolithic Power Systems

Part # MPQ8632
Description  High Efficiency 18V Synchronous Step-down Converter Family for 4A to 20A
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MPQ8632 Datasheet(HTML) 44 Page - Monolithic Power Systems

Back Button MPQ8632 Datasheet HTML 39Page - Monolithic Power Systems MPQ8632 Datasheet HTML 40Page - Monolithic Power Systems MPQ8632 Datasheet HTML 41Page - Monolithic Power Systems MPQ8632 Datasheet HTML 42Page - Monolithic Power Systems MPQ8632 Datasheet HTML 43Page - Monolithic Power Systems MPQ8632 Datasheet HTML 44Page - Monolithic Power Systems MPQ8632 Datasheet HTML 45Page - Monolithic Power Systems MPQ8632 Datasheet HTML 46Page - Monolithic Power Systems MPQ8632 Datasheet HTML 47Page - Monolithic Power Systems  
Zoom Inzoom in Zoom Outzoom out
 44 / 47 page
background image
MPQ8632 HIGH EFFICIENCY 18V SYNCHRONOUS STEP-DOWN CONVERTER FAMILY FOR 4A TO 20A
MPQ8632 Rev.1.26
www.MonolithicPower.com
44
6/7/2017
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2017 MPS. All Rights Reserved.
LAYOUT RECOMMENDATION
1. Place high current paths (GND, IN, and SW)
very close to the device with short, direct and
wide traces.
2. Two-layer IN copper layers are required to
achieve better performance. Place at least
one 0.1uF-1uF 0603 or 0402 decoupling input
capacitor on each side of the IC. The input
capacitors should be placed as close to the
IN and GND pins as possible (maximum 2mm
edge-to-edge distance is allowed). Multiple
vias with 18mil diameter and 8mil hole-size
are required to be placed under the device
and near input capacitors. These vias can
help to reduce the parasitic inductance and
optimize the thermal dissipation.
3. Put a decoupling capacitor as close to the
VCC and AGND pins as possible.
4. Keep the switching node (SW) plane as small
as possible and far away from the feedback
network.
5. Place the external feedback resistors next to
the FB pin. Make sure that there are no vias
on the FB trace. The feedback resistors
should refer to AGND instead of PGND.
6. Keep the BST voltage path (BST, C3, and
SW) as short as possible.
7. Keep FREQ signal away from noise signals,
like SW, BST and VIN plane and vias close to
the MP8632 VIN pins. The VIN pin of
frequency setting resistor (RFREQ) should
connect to a quiet VIN node before input
decoupling capacitor.
8. Strongly recommend a four-layer layout to
improve thermal performance.
IN
FREQ
VCC
EN
PGND
BST
FB
SW
MPQ8632
MPQ8632 H
VIN
RFREQ
C5
C3
L1
R4
C4
R1
R2
R3
PG
AGND
SS
C6
C1A
R5
VOUT
C2
C1B
C1C
C1E
C1D
Figure 55—Schematic for PCB Layout
Guideline
Figure 56—Recommend Input Capacitor
Placement for 16-Pin QFN 3mmx4mm
Package Part, including MPQ8632-4/6/8/10/12
and MPQ8632H-10.
Top Layer
Inner1 Layer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com