| Electronic Components Datasheet Search |
|
LTM2892 Datasheet(PDF) 20 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTM2892 Datasheet(HTML) 20 Page - Linear Technology |
|
20 / 38 page ![]() LTM2892 20 2892fa For more information www.linear.com/LTM2892 Table 3. Unidirectional SPI Timing Event Description TIME CPHA EVENT DESCRIPTION t0 0, 1 Asynchronous chip select, may be synchronous to SDI but may not lag by more than 3ns. t0-t1 0, 1 Propagation delay chip select, logic to isolated side. t2 0 Start of data transmission, data setup. 1 Start of transmission, data and clock setup. Data transition must be within –13ns to 3ns of clock edge. t2-t3 0 Propagation delay of data, logic side to isolated side. 1 Propagation delay of data and clock, logic side to isolated side. t3 0, 1 Logic side data sample time, half clock period delay from data setup transition. t3-t5 0, 1 Clock propagation delay, clock and data transition. t4-t5 0, 1 Data to clock delay, must be ≤ 13ns. t5-t6 0, 1 Clock to data delay, must be ≤ 3ns. t5-t7 0, 1 Data and clock propagation delay. t8 0 Last clock and data transition. 1 Last clock transition. t8-t9 0 Clock and data propagation delay. 1 Clock propagation delay. t9-t10 1 Data propagation delay. t11 0, 1 Asynchronous chip select transition, end of transmission. t12 0, 1 Chip select transition isolated side. applicaTions inForMaTion |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |