Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 272 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  Sitara Processors Silicon Revision 2.0
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM5728 Datasheet(HTML) 272 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 268Page - Texas Instruments AM5728 Datasheet HTML 269Page - Texas Instruments AM5728 Datasheet HTML 270Page - Texas Instruments AM5728 Datasheet HTML 271Page - Texas Instruments AM5728 Datasheet HTML 272Page - Texas Instruments AM5728 Datasheet HTML 273Page - Texas Instruments AM5728 Datasheet HTML 274Page - Texas Instruments AM5728 Datasheet HTML 275Page - Texas Instruments AM5728 Datasheet HTML 276Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 272 / 415 page
background image
HDQ
t
HW1
t
HW0
t
CYCH
Vayu_HDQ1W_02
HDQ
t
B
t
BR
Vayu_HDQ1W_01
272
AM5729, AM5728, AM5726
SPRS953F – DECEMBER 2015 – REVISED MAY 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM5729 AM5728 AM5726
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
7.13 HDQ / 1-Wire Interface (HDQ1W)
The module is intended to work with both HDQ and 1-Wire protocols. The protocols use a single wire to
communicate between the master and the slave. The protocols employ an asynchronous return to one
mechanism where, after any command, the line is pulled high.
NOTE
For more information, see the HDQ / 1-Wire section of the Device TRM.
7.13.1 HDQ / 1-Wire — HDQ Mode
Table 7-37 and Table 7-38 assume testing over the recommended operating conditions and electrical
characteristic conditions below (see Figure 7-25, Figure 7-26, Figure 7-27, and Figure 7-28).
Table 7-37. HDQ/1-Wire Timing Requirements—HDQ Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
1
tCYCH
Read bit window timing
190
250
µs
2
tHW1
Read one data valid after HDQ low
32(2)
66(2)
µs
3
tHW0
Read zero data hold after HDQ low
70(2)
145(2)
µs
4
tRSPS
Response time from HDQ slave device(1)
190
320
µs
(1) Defined by software.
(2) If the HDQ slave device drives a logic-low state after tHW0 maximum, it can be interpreted as a break pulse. For more information see
Table 7-38 and the HDQ/1-Wire chapter of the TRM.
Table 7-38. HDQ / 1-Wire Switching Characteristics - HDQ Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
5
tB
Break timing
190
µs
6
tBR
Break recovery time
40
µs
7
tCYCD
Write bit windows timing
190
µs
8
tDW1
Write one data valid after HDQ low
0.5
50
µs
9
tDW0
Write zero data hold after HDQ low
86
145
µs
Figure 7-25. HDQ Break and Break Recovery Timing — HDQ Interface Writing to Slave
Figure 7-26. Device HDQ Interface Bit Read Timing (Data)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com