AM5728 datasheet(274/415 Pages) TI1

274 / 415 page

1-WIRE

Vayu_HDQ1W_07

LOW1

LOW0

_and t

SOT

REC

1-WIRE

LOWR

and_

RDV_

REL

_and_

SLOT

REC

Vayu_HDQ1W_06

274

AM5729, AM5728, AM5726

SPRS953F – DECEMBER 2015 – REVISED MAY 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: AM5729 AM5728 AM5726

Timing Requirements and Switching Characteristics

Figure 7-30. 1-Wire—Read Bit (Data)

Figure 7-31. 1-Wire—Write Bit-One Timing (Command / Address or Data)

7.14 Universal Asynchronous Receiver Transmitter (UART)

The UART performs serial-to-parallel conversions on data received from a peripheral device and parallel-

to-serial conversion on data received from the CPU. There are 10 UART modules in the device. Only one

UART supports IrDA features. Each UART can be used for configuration and data exchange with a

number of external peripheral devices or interprocessor communication between devices

The UARTi (where i = 1 to 10) include the following features:

•

16C750 compatibility

•

64-byte FIFO buffer for receiver and 64-byte FIFO for transmitter

•

Baud generation based on programmable divisors N (where N = 1…16 384) operating from a fixed

functional clock of 48 MHz or 192 MHz

•

Break character detection and generation

•

Configurable data format:

–

Data bit: 5, 6, 7, or 8 bits

–

Parity bit: Even, odd, none

–

Stop-bit: 1, 1.5, 2 bit(s)

•

Flow control: Hardware (RTS/CTS) or software (XON/XOFF)

•

Only UART1 module has extended modem control signals (DCD, RI, DTR, DSR)

•

Only UART3 supports IrDA

NOTE

For more information, see the UART/IrDA/CIR section of the Device TRM.

Table 7-41, Table 7-42 and Figure 7-32 assume testing over the recommended operating conditions and

electrical characteristic conditions below.

Table 7-41. Timing Requirements for UART

NO.

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

tw(RX)

Pulse width, receive data bit, 15/30/100pF high or low

0.96U(1)

1.05U(1)

tw(CTS)

Pulse width, receive start bit, 15/30/100pF high or low

0.96U(1)

1.05U(1)

td(RTS-TX)

Delay time, transmit start bit to transmit data

P(2)

td(CTS-TX)

Delay time, receive start bit to transmit data

P(2)

AM5728 Datasheet(PDF) 274 Page - Texas Instruments

AM5728 Datasheet(HTML) 274 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL