Electronic Components Datasheet Search
  English  ▼

X  

AM5728 Datasheet(PDF) 399 Page - Texas Instruments

Click here to check the latest version.
Part # AM5728
Description  Sitara Processors Silicon Revision 2.0
PDF  415 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM5728 Datasheet(HTML) 399 Page - Texas Instruments

Back Button AM5728 Datasheet HTML 395Page - Texas Instruments AM5728 Datasheet HTML 396Page - Texas Instruments AM5728 Datasheet HTML 397Page - Texas Instruments AM5728 Datasheet HTML 398Page - Texas Instruments AM5728 Datasheet HTML 399Page - Texas Instruments AM5728 Datasheet HTML 400Page - Texas Instruments AM5728 Datasheet HTML 401Page - Texas Instruments AM5728 Datasheet HTML 402Page - Texas Instruments AM5728 Datasheet HTML 403Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 399 / 415 page
background image
399
AM5729, AM5728, AM5726
www.ti.com
SPRS953F – DECEMBER 2015 – REVISED MAY 2019
Submit Documentation Feedback
Product Folder Links: AM5729 AM5728 AM5726
Applications, Implementation, and Layout
Copyright © 2015–2019, Texas Instruments Incorporated
Table 8-13. Data Routing Specification(2) (continued)
NO.
PARAMETER
MIN
TYP
MAX
UNIT
DRS312
DQSn center-to-center spacing (8) (9)
DRS313
DQSn center-to-center spacing to other net
4
w(5)
(1) Max value is based upon conservative signal integrity approach. This value could be extended only if detailed signal integrity analysis of
rise time and fall time confirms desired operation.
(2) External termination disallowed. Data termination should use built-in ODT functionality.
(3) Length matching is only done within a byte. Length matching across bytes is neither required nor recommended.
(4) Each DQS pair is length matched to its associated byte.
(5) Center-to-center spacing is allowed to fall to minimum 2w for up to 1250 mils of routed length.
(6) Other DDR3 trace spacing means other DDR3 net classes not within the byte.
(7) This applies to spacing within the net classes of a byte.
(8) DQS pair spacing is set to ensure proper differential impedance.
(9) The most important thing to do is control the impedance so inadvertent impedance mismatches are not created. Generally speaking,
center-to-center spacing should be either 2w or slightly larger than 2w to achieve a differential impedance equal to twice the singleended
impedance, Zo.
(10) Via count difference may increase by 1 only if accurate 3-D modeling of the signal flight times – including accurately modeled signal
propagation through vias – has been applied to ensure DBn skew and DQSn to DBn skew maximums are not exceeded.
8.3
High Speed Differential Signal Routing Guidance
The
High-Speed
Interface
Layout
Guidelines
Application
Report
(SPRAAR7)
available
from
http://www.ti.com/lit/pdf/spraar7 provides guidance for successful routing of the high speed differential
signals. This includes PCB stackup and materials guidance as well as routing skew, length and spacing
limits. TI supports only designs that follow the board design guidelines contained in the application report.
8.4
Power Distribution Network Implementation Guidance
The Sitara Processor Power Distribution Networks: Implementation and Analysis (SPRAC76) available
from http://www.ti.com/lit/pdf/sprac76 provides guidance for successful implementation of the power
distribution network. This includes PCB stackup guidance as well as guidance for optimizing the selection
and placement of the decoupling capacitors. TI supports only designs that follow the board design
guidelines contained in the application report.
8.5
Thermal Solution Guidance
The Thermal Design Guide for DSP and Arm Application Processors Application Report (SPRABI3)
available from http://www.ti.com/lit/pdf/sprabi3 and the AM572x Thermal Considerations Application
Report (SPRAC53) available from http://www.ti.com/lit/pdf/sprac53 provide guidance for successful
implementation of a thermal solution for system designs that contain an AM57xx application processor.
They provide background information on common terms and methods related to thermal solutions. Test
data and thermal calculations are also provided for a sample design. TI supports only designs that follow
the system design guidelines contained in the application reports. Devices must be operated within their
rated temperature ranges at all times to maintain proper function and rated Power On Hours.
8.6
Single-Ended Interfaces
8.6.1
General Routing Guidelines
The following paragraphs detail the routing guidelines that must be observed when routing the various
functional LVCMOS interfaces.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com