Electronic Components Datasheet Search
  English  ▼

X  

VSC7440 Datasheet(PDF) 415 Page - Microsemi Corporation

Part # VSC7440
Description  L2/L3 Enterprise Gigabit Ethernet Switch with 10 Gbps Links
PDF  444 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VSC7440 Datasheet(HTML) 415 Page - Microsemi Corporation

Back Button VSC7440 Datasheet HTML 411Page - Microsemi Corporation VSC7440 Datasheet HTML 412Page - Microsemi Corporation VSC7440 Datasheet HTML 413Page - Microsemi Corporation VSC7440 Datasheet HTML 414Page - Microsemi Corporation VSC7440 Datasheet HTML 415Page - Microsemi Corporation VSC7440 Datasheet HTML 416Page - Microsemi Corporation VSC7440 Datasheet HTML 417Page - Microsemi Corporation VSC7440 Datasheet HTML 418Page - Microsemi Corporation VSC7440 Datasheet HTML 419Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 415 / 444 page
background image
Electrical Specifications
VMDS-10492 VSC7440 Datasheet Revision 4.2
398
Figure 149 •
Two-Wire Serial Write Timing Diagram
The following table lists the AC specifications for the serial interface. Standard mode is defined as
100 kHz and fast mode is 400 kHz. The data in this table assumes that the software-configurable two-
wire interface timing parameters, SS_SCL_HCNT, SS_SCL_LCNT, FS_SCL_HCNT, and
FS_SCL_LCNT, are set to valid values for the selected speed.
Table 317 •
Two-Wire Serial Interface AC Specifications
Standard Mode
Fast Mode
Parameter
Symbol Minimum
Maximum
Minimum
Maximum
Unit Condition
TWI_SCL clock frequency
ƒ
100
400
kHz
TWI_SCL low period
tLOW
4.7
1.3
µs
TWI_SCL high period
tHIGH
4.0
0.6
µs
TWI_SCL and TWI_SDA
rise time
1000
300
ns
TWI_SCL and TWI_SDA
fall time
300
300
ns
TWI_SDA setup time to
TWI_SCL fall
tSU_DAT 250
100
300
ns
TWI_SDA hold time to
TWI_SCL fall1
1.
An external device must provide a hold time of at least 300 ns for the TWI_SDA signal to bridge the undefined region of the falling
edge of the TWI_SCL signal.
tHD_DAT 300
3450
300
900
ns
300 ns delay
enabled in
ICPU_CFG::TWI_
CONFIG register.
Setup time for repeated
START condition
tSU_STA
4.7
0.6
µs
Hold time after repeated
START condition
tHD_STA 4.0
0.6
µs
Bus free time between
STOP and START
conditions
tBUF
4.7
1.3
µs
Clock to valid data out2
2.
Some external devices may require more data in hold time (target device’s tHD_DAT) than what is provided by tVD_DAT, for example,
300 ns to 900 ns. The minimum value of tVD_DAT is adjustable; the value given represents the recommended minimum value,
which is enabled in ICPU_CFG::TWI_CONFIG.TWI_DELAY_ENABLE.
tVD_DAT 300
300
ns
Pulse width of spike
suppressed by input filter
on TWI_SCL or TWI_SDA
05
05
ns
tVD_DAT
TWI_SDA
TWI_SCL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com