VSC7440 datasheet(414/444 Pages) MICROSEMI

414 / 444 page

Electrical Specifications

VMDS-10492 VSC7440 Datasheet Revision 4.2

397

Figure 147 •

Test Circuit for Recovered Clock Output Signals

The following table lists the AC specifications for the recovered clock outputs.

6.2.15

Two-Wire Serial Interface

This section provides the AC specifications for the two-wire serial interface signals TWI_SCL and

TWI_SDA. The two-wire serial interface signals are GPIO alternate functions. For more information

about the GPIO pin mapping, see GPIO Overlaid Functions, page 352.

The two-wire serial interface signals are compatible with the Philips I2C-BUS specifications, except for

the minimum rise time and fall time requirements for fast mode.

Figure 148 •

Two-Wire Serial Read Timing Diagram

Table 316 •

Recovered Clock Output AC Specifications

Parameter

Symbol Minimum

Maximum

Unit Condition

RCVRD_CLK[3:0] clock frequency

161.33

MHz

Clock duty cycle

Measured at 50% threshold.

RCVRD_CLK[3:0] rise time and fall time

tR, tF

1.5

Squelching delay from SGMII signal to

RCVRD_CLK[3:0]

200

Squelch enabled.

RCVRD_CLK[3:0] peak-to-peak jitter,

bandwidth between 12 kHz and 10 MHz1,

60 second gate time

Maximum jitter on the recovered signal.

200

Jitter-free input to SerDes Rx.

RCVRD_CLK[3:0] peak-to-peak jitter,

bandwidth between 10 MHz and

80 MHz1, 60 second gate time

200

Jitter-free input to SerDes Rx.

Device Under Test

Signal Measurement Point

8 pF

tHIGH

tLOW

tSU_DAT

tHD_STA

tSU_STO

tBUF

tHD_DAT

tSU_STA

tHD_STA

TWI_SDA

TWI_SCL

VSC7440 Datasheet(PDF) 414 Page - Microsemi Corporation

VSC7440 Datasheet(HTML) 414 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL