NXP Semiconductors

FS6500, FS4500

Safety Power System Basis Chip with CAN FD and LIN Transceivers

FS6500-FS4500SDS

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2017. All rights reserved.

Short data sheet: advance information

Rev. 1.0 — 14 December 2017

5 / 20

6 Block diagram

VCCA_E

VCCA_B

VCCA

VAUX_B

VAUX_E

VAUX

CAN-5V

MOSI

MISO

SCLK

NCS

RXD

TXD

CANH

CANL

VDDIO

SELECT

MUX_OUT

INTB

RSTB

FS0B

DEBUG

GNDA

IO_0

FCRBM

IO_2

IO_3

IO_4

Voltage Regulator

SUPERVISOR

(Over & undervoltage

)

Linear Regulator

I/Os

Interface

MUX

Interface

Fail-safe Machine

Analog Reference #2

FS

Power Management

State Machine

V2p5d

Main

V2p5d

FS

5

OSC

Main

OSC

FS

CAN-5V

IO_0

TSD

TSD

TSD

TSD

CAN/LIN diag

Charge Pump

(2.5 V)

Die

Temp

Analog

Reference #1

GND_COM

SPI

Main

SPI

FS

TSD

5

CAN-5V

Select

Select

Debug

Debug

MISO FS

Fail-safe logic & supply

RXDL

TXDL

LIN

IO_5/VKAM

VKAM

VSENSE

FS1B

FS1B delay

& driver

VPU_FS

LIN Interface

CAN Flexible Data Interface

Long

Duration

Timer

VKAM

*

*

*

*

*

*

Part Number dependent

Figure 4. FS6500/FS4500 with CAN and LIN simplified internal block diagram