6 Pin Configuration and Functions

1

2

3

6

5

4

OUTB

VDD

INB

-

OUTA

GND

INA+

Figure 6-1. DDC Package, SOT-23-6, Top View

1

2

3

6

5

4

OUTA

GND

INA+

OUTB

VDD

INB

-

Figure 6-2. DSE Package, WSON-6, Top View

Table 6-1. Pin Functions

PIN

I/O

DESCRIPTION

NAME

DDC

DSE

GND

2

5

—

Ground

INA+

3

4

I

This pin is connected to the voltage to be monitored with the use of an external resistor

INB–

4

3

I

This pin is connected to the voltage to be monitored with the use of an external resistor

driven low.

OUTA

1

6

O

INA+ comparator open-drain output. OUTA is driven low when the voltage at this

OUTB

6

1

O

INB– comparator open-drain output. OUTB is driven low when the voltage at this

VDD

5

2

I

Supply voltage input. Connect a 1.8-V to 18-V supply to VDD to power the device. Good

analog design practice is to place a 0.1-µF ceramic capacitor close to this pin.

TLV6700-Q1

SNVSBG5 – NOVEMBER 2020

www.ti.com

4

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

Product Folder Links: TLV6700-Q1