For comparator B, the corresponding output (OUTB) is driven to logic low when the voltage at input INB–

Figure 7-1. Together, these comparators form a window-detection function as discussed in the Section 8.3.3

section.

8.3.2 Outputs (OUTA, OUTB)

In a typical TLV6700-Q1 application, the outputs are connected to a GPIO input of the processor (such as a

digital signal processor [DSP], central processing unit [CPU], field-programmable gate array [FPGA], or

application-specific integrated circuit [ASIC]).

The TLV6700-Q1 device provides two open-drain outputs (OUTA and OUTB). Pullup resistors must be used to

hold these lines high when the output goes to high impedance (not asserted). By connecting pullup resistors to

the proper voltage rails, the outputs can be connected to other devices at the correct interface-voltage levels.

The TLV6700-Q1 outputs can be pulled up to 18 V, independent of the device supply voltage. By using wired-OR

logic, OUTA and OUTB can merge into one logic signal that goes low if either outputs are asserted because of a

fault condition.

Table 8-1 and the Section 8.3.1 section describe how the outputs are asserted or deasserted. See Figure 7-1 for

a timing diagram that describes the relationship between threshold voltages and the respective output.

8.3.3 Window Comparator

The inverting and noninverting configuration of the comparators forms a window-comparator detection circuit

using a resistor divider network, as illustrated in Figure 8-1 and Figure 8-2. The input terminals can monitor any

system voltage above 400 mV with the use of a resistor divider network. The INA+ and INB– terminals monitor

for undervoltage and overvoltage conditions, respectively.

Figure 8-1. Window Comparator Block Diagram

www.ti.com

TLV6700-Q1

SNVSBG5 – NOVEMBER 2020

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback

11

Product Folder Links: TLV6700-Q1