ATMEGA640 datasheet(22/436 Pages) MICROCHIP

22 / 436 page

ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET]

DS40002211A

8.2.1

Data Memory Access Times

This section describes the general access timing concepts for internal memory access. The internal data SRAM

access is performed in two clkCPU cycles as described in Figure 8-3.

Figure 8-3.

On-chip Data SRAM Access Cycles

8.3

EEPROM Data Memory

The ATmega640/1280/1281/2560/2561 contains 4Kbytes of data EEPROM memory. It is organized as a separate

data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000

write/erase cycles. The access between the EEPROM and the CPU is described in the following, specifying the

EEPROM Address Registers, the EEPROM Data Register, and the EEPROM Control Register.

For a detailed description of SPI, JTAG and Parallel data downloading to the EEPROM, see “Serial Downloading”

on page 338, “Programming via the JTAG Interface” on page 342, and “Programming the EEPROM” on page 333

respectively.

Figure 8-2.

Data Memory Map

Address (HEX)

0 - 1F

32 Registers

20 - 5F

64 I/O Registers

60 - 1FF

416 External I/O Registers

200

Internal SRAM

(8192 × 8)

21FF

2200

External SRAM

(0 - 64K × 8)

FFFF

clk

Data

Address

Address valid

Compute Address

CPU

Memory Access Instruction

Next Instruction

ATMEGA640 Datasheet(PDF) 22 Page - Microchip Technology

ATMEGA640 Datasheet(HTML) 22 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL