AIS2IH datasheet(10/63 Pages) STMICROELECTRONICS

10 / 63 page

2.4.2

I²C - inter-IC control interface

Subject to general operating conditions for Vdd and Top.

Table 7. I²C slave timing values

Symbol

Parameter

I²C fast mode(1)(2) I²C fast mode+(1)(2) I²C high speed mode

Unit

Min.

Max.

Min.

Max.

Min.

Max

f(SCL)

SCL clock frequency

400

1000

3400

kHz

tw(SCLL) SCL clock low time

1.3

0.5

0.16

µs

tw(SCLH) SCL clock high time

0.6

0.26

0.06

tsu(SDA) SDA setup time

100

th(SDA) SDA data hold time

0.01

0.9

0.07

µs

th(ST)

START/REPEATED START condition hold

time

0.6

0.26

0.16

tsu(SR)

REPEATED START condition setup time

0.6

0.26

0.16

tsu(SP)

STOP condition setup time

0.6

0.26

0.16

tw(SP:SR)

Bus free time between STOP and START

condition

1.3

0.5

Data valid time

0.9

0.45

Data valid acknowledge time

0.9

0.45

Capacitive load for each bus line

400

550

100

1. Data based on standard I²C protocol requirement, not tested in production.

2. Data for I²C fast mode and I²C fast mode+ have been validated by characterization, not tested in production.

Figure 4. I²C slave timing diagram

SDA

SCL

tsu(SP)

tw(SCLL)

tsu(SDA)

tsu(SR)

th(ST)

tw(SCLH)

th(SDA)

tw(SP:SR)

START

REPEATED

START

STOP

START

Note: Measurement points are done at 0.3·Vdd_IO and 0.7·Vdd_IO for both ports.

AIS2IH

Communication interface characteristics

DS12421 - Rev 4

page 10/63

AIS2IH Datasheet(PDF) 10 Page - STMicroelectronics

AIS2IH Datasheet(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL