Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TAS6424-Q1 Datasheet(PDF) 44 Page - Texas Instruments

Click here to check the latest version.
Part # TAS6424-Q1
Description  TAS6424E-Q1 45-W, 2-MHz Digital Input 4-Channel Automotive Class-D Audio Amplifier with Load Dump Protection and I2C Diagnostics
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS6424-Q1 Datasheet(HTML) 44 Page - Texas Instruments

Back Button TAS6424-Q1 Datasheet HTML 40Page - Texas Instruments TAS6424-Q1 Datasheet HTML 41Page - Texas Instruments TAS6424-Q1 Datasheet HTML 42Page - Texas Instruments TAS6424-Q1 Datasheet HTML 43Page - Texas Instruments TAS6424-Q1 Datasheet HTML 44Page - Texas Instruments TAS6424-Q1 Datasheet HTML 45Page - Texas Instruments TAS6424-Q1 Datasheet HTML 46Page - Texas Instruments TAS6424-Q1 Datasheet HTML 47Page - Texas Instruments TAS6424-Q1 Datasheet HTML 48Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 77 page
background image
9.6.6 Channel 1 Through 4 Volume Control Registers (address = 0x05–0x08) [default = 0xCF]
The Channel 1 Through 4 Volume Control registers are shown in Figure 9-18 and described in Table 9-15.
Figure 9-18. Channel x Volume Control Register
7
6
5
4
3
2
1
0
CH x VOLUME
R/W-CF
Table 9-15. Ch x Volume Control Field Descriptions
Bit
Field
Type
Reset
Description
7–0
CH x VOLUME
R/W
0xCF
8-Bit Volume Control for each channel, register address for Ch1
is 0x05, Ch2 is 0x06, Ch3 is 0x07 and Ch4 is 0x08, 0.5 dB/step:
0xFF: 24 dB
0xCF: 0 dB
0x07: –100 dB
< 0x07: MUTE
9.6.7 DC Load Diagnostic Control 1 Register (address = 0x09) [default = 0x00]
The DC Diagnostic Control 1 register is shown in Figure 9-19 and described in Table 9-16.
Figure 9-19. DC Load Diagnostic Control 1 Register
7
6
5
4
3
2
1
0
DC LDG
ABORT
2x_RAMP
2x_SETTLE
RESERVED
LDG LO
ENABLE
LDG BYPASS
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-16. DC Load Diagnostics Control 1 Field Descriptions
Bit
Field
Type
Reset
Description
7
DC LDG ABORT
R/W
0
0: Default state, clear after abort
1: Aborts the load diagnostics in progress
6
2x_RAMP
R/W
0
0: Normal ramp time
1: Double ramp time
5
2x_SETTLE
R/W
0
0: Normal Settle time
1: Double settling time
4–2
RESERVED
R/W
000
RESERVED
1
LDG LO ENABLE
R/W
0
0: Line output diagnostics are disabled
1: Line output diagnostics are enabled
0
LDG BYPASS
R/W
0
0: Automatic diagnostics when leaving Hi-Z and after
channel fault
1: Diagnostics are not run automatically
TAS6424E-Q1
SLOSE73 – JUNE 2021
www.ti.com
44
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TAS6424E-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com