VS6624P0LP datasheet(91/100 Pages) STMICROELECTRONICS

91 / 100 page

VS6624

Electrical characteristics

Rev 1

91/100

Table 49.

Timing specification(1)

Symbol

Parameter

Standard mode

Fast mode

Unit

Min.

Max.

Min.

Max.

fSCL

SCL clock frequency

100

400

kHz

tHD;STA

Hold time for a repeated

start

4.0

0.6

µs

tLOW

LOW period of SCL

4.7

1.3

µs

tHIGH

HIGH period of SCL

4.0

0.6

µs

tSU;STA

Set-up time for a repeated

start

4.7

0.6

µs

tHD;DAT

Data hold time (1)

300

tSU;DAT

Data Set-up time (1)

250

100

Rise time of SCL, SDA

1000

20+0.1Cb

(2)

300

Fall time of SCL, SDA

300

20+0.1Cb

(2)

300

tSU;STO

Set-up time for a

stop

4.0

0.6

µs

tBUF

Bus free time between a

stop and a

start

4.7

1.3

µs

Capacitive Load for each bus line

400

VnL

Noise Margin at the LOW level for each

connected device (including hysteresis)

0.1 VDD

VnH

Noise Margin at the HIGH level for each

connected device (including hysteresis)

0.2 VDD

All values are referred to a VIHmin = 0.9 VDD and VILmax = 0.1 VDD

Cb = capacitance of one bus line in pF

VS6624P0LP Datasheet(PDF) 91 Page - STMicroelectronics

VS6624P0LP Datasheet(HTML) 91 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL