| Electronic Components Datasheet Search |
|
VS6624P0LP Datasheet(PDF) 93 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6624P0LP Datasheet(HTML) 93 Page - STMicroelectronics |
|
93 / 100 page ![]() VS6624 Electrical characteristics Rev 1 93/100 13.7 Parallel data interface timing VS6624 contains a parallel data output port (D[7:0]) and associated qualification signals (HSYNC, VSYNC, PCLK and FSO). This port can be enabled and disabled (tri-stated) to facilitate multiple camera systems or bit-serial output configurations. The port is disabled (high impedance) upon reset. Figure 35. Parallel data output video timing tPCLKL tPCLKH 1/fPCLK PCLK D[0:7] HSYNC, polarity = 0 tDV Valid VSYNC Table 50. Parallel data interface timings Symbol Description Conditions Min. Typ. Max. Unit fPCLK PCLK frequency 54 MHz tPCLKL PCLK low width ns tPCLKH PCLK high width ns tDV PCLK to output valid ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |