Electronic Components Datasheet Search
  English  ▼

X  

73S8024C Datasheet(PDF) 11 Page - Maxim Integrated Products

Part # 73S8024C
Description  Smart Card Interface
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

73S8024C Datasheet(HTML) 11 Page - Maxim Integrated Products

Back Button 73S8024C Datasheet HTML 7Page - Maxim Integrated Products 73S8024C Datasheet HTML 8Page - Maxim Integrated Products 73S8024C Datasheet HTML 9Page - Maxim Integrated Products 73S8024C Datasheet HTML 10Page - Maxim Integrated Products 73S8024C Datasheet HTML 11Page - Maxim Integrated Products 73S8024C Datasheet HTML 12Page - Maxim Integrated Products 73S8024C Datasheet HTML 13Page - Maxim Integrated Products 73S8024C Datasheet HTML 14Page - Maxim Integrated Products 73S8024C Datasheet HTML 15Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
DS_8024C_023
73S8024C Data Sheet
Rev. 1.3
11
Figure 5: Deactivation Sequence
10
OFF and Fault Detection
There are two cases for which the system controller can monitor the
OFF signal: to query regarding the
card presence outside card sessions, or for fault detection during card sessions.
Monitoring Outside a Card Session
In this condition,
CMDVCC is always high, OFF is low if the card is not present, and high if the card is
present. Because it is outside a card session, any fault detection will not act upon the
OFF signal. No
deactivation is required during this time.
Monitoring During a Card Session
CMDVCC is always low, and OFF falls low if the card is extracted or if any fault is detected. At the same
time that
OFF is set low, the sequencer starts the deactivation process.
Figure 6 shows the timing diagram for the
CMDVCC, PRES, and OFF signals during a card session and
outside the card session.
PRES
OFF
CMDVCC
VCC
outside card session
within card session
OFF is low by
card extracted
OFF is low by
any fault
within card
session
Figure 6: Timing Diagram – Management of the Interrupt Line
OFF
t1
≥ 0.5 µs, timing by 1.5 MHz internal Oscillator
t2
≥ 7.5 µs
t3
≥ 0.5 µs
t4
≥ 0.5 µs
t5 = depends on VCC filter capacitor
For NDS application, CF = 1 µF making t1 + t2 + t3 + t4 + t5 < 100 µs
RST
CLK
I/O
VCC
t1
t2
t3
t4
t5
CMDVCC
-- OR --
OFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com