Electronic Components Datasheet Search
  English  ▼

X  

MPC7445 Datasheet(PDF) 19 Page - NXP Semiconductors

Part # MPC7445
Description  RISC Microprocessor Hardware Specifications
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC7445 Datasheet(HTML) 19 Page - NXP Semiconductors

Back Button MPC7445 Datasheet HTML 15Page - NXP Semiconductors MPC7445 Datasheet HTML 16Page - NXP Semiconductors MPC7445 Datasheet HTML 17Page - NXP Semiconductors MPC7445 Datasheet HTML 18Page - NXP Semiconductors MPC7445 Datasheet HTML 19Page - NXP Semiconductors MPC7445 Datasheet HTML 20Page - NXP Semiconductors MPC7445 Datasheet HTML 21Page - NXP Semiconductors MPC7445 Datasheet HTML 22Page - NXP Semiconductors MPC7445 Datasheet HTML 23Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 56 page
background image
MPC7447A RISC Microprocessor Hardware Specifications, Rev. 5
Freescale Semiconductor
19
Electrical and Thermal Characteristics
5.2.3
IEEE 1149.1 AC Timing Specifications
Table 10 provides the IEEE 1149.1 (JTAG) AC timing specifications as defined in Figure 16 through
Figure 19.
Figure 7 provides the AC test load for TDO and the boundary-scan outputs of the MPC7447A.
Figure 7. Alternate AC Test Load for the JTAG Interface
Table 10. JTAG AC Timing Specifications (Independent of SYSCLK)1
At recommended operating conditions. See Table 4.
Parameter
Symbol
Min
Max
Unit
Notes
TCK frequency of operation
fTCLK
0
33.3
MHz
TCK cycle time
tTCLK
30
—
ns
TCK clock pulse width measured at 1.4 V
tJHJL
15
—
ns
TCK rise and fall times
tJR and tJF
—2
ns
TRST assert time
tTRST
25
—
ns
2
Input setup times:
Boundary-scan data
TMS, TDI
tDVJH
tIVJH
4
0
—
—
ns
3
Input hold times:
Boundary-scan data
TMS, TDI
tDXJH
tIXJH
20
25
—
—
ns
3
Valid times:
Boundary-scan data
TDO
tJLDV
tJLOV
4
4
20
25
ns
4
Output hold times:
Boundary-scan data
TDO
tJLDX
tJLOX
30
30
—
—
ns
4
TCK to output high impedance:
Boundary-scan data
TDO
tJLDZ
tJLOZ
3
3
19
9
ns
4, 5
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal
in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-
Ω load
(see Figure 7). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. TRST is an asynchronous level sensitive signal. The time is for test purposes only.
3. Non-JTAG signal input timing with respect to TCK.
4. Non-JTAG signal output timing with respect to TCK.
5. Guaranteed by design and characterization.
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com