Electronic Components Datasheet Search
  English  ▼

X  

MPC7445 Datasheet(PDF) 50 Page - NXP Semiconductors

Part # MPC7445
Description  RISC Microprocessor Hardware Specifications
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC7445 Datasheet(HTML) 50 Page - NXP Semiconductors

Back Button MPC7445 Datasheet HTML 46Page - NXP Semiconductors MPC7445 Datasheet HTML 47Page - NXP Semiconductors MPC7445 Datasheet HTML 48Page - NXP Semiconductors MPC7445 Datasheet HTML 49Page - NXP Semiconductors MPC7445 Datasheet HTML 50Page - NXP Semiconductors MPC7445 Datasheet HTML 51Page - NXP Semiconductors MPC7445 Datasheet HTML 52Page - NXP Semiconductors MPC7445 Datasheet HTML 53Page - NXP Semiconductors MPC7445 Datasheet HTML 54Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 56 page
background image
MPC7447A RISC Microprocessor Hardware Specifications, Rev. 5
50
Freescale Semiconductor
System Design Information
The ratio of IH to IL is usually selected to be 10:1. The above simplifies to the following:
Solving for T, the equation becomes:
9.8.5
Dynamic Frequency Switching (DFS)
The new DFS feature in the MPC7447A adds the ability to divide the processor-to-system bus ratio by two
during normal functional operation by setting the HID1[DFS2] bit. The frequency change occurs in 1 clock
cycle, and no idle waiting period is required to switch between modes. Additional information regarding
DFS can be found in the MPC7450 RISC Microprocessor Family Reference Manual.
9.8.5.1
Power Consumption with DFS Enabled
Power consumption with DFS enabled can be approximated using the following formula:
Where:
PDFS = Power consumption with DFS enabled
fDFS = Core frequency with DFS enabled
f = Core frequency prior to enabling DFS
P = Power consumption prior to enabling DFS (see Table 7)
PDS = Deep sleep mode power consumption (see Table 7)
The above is an approximation only. Power consumption with DFS enabled is not tested or guaranteed.
9.8.5.2
Bus-to-Core Multiplier Constraints with DFS
DFS is not available for all bus-to-core multipliers as configured by PLL_CFG[0:4] during hard reset.
Specifically, because the MPC7447A does not support quarter clock ratios or the 1x multiplier, the DFS
feature is limited to integer PLL multipliers of 4x and higher. The complete listing is shown in Table 16.
Table 16. Valid Divide Ratio Configurations
Bus-to-Core Multiplier Configured
by PLL_CFG[0:4]
(see Table 13)
Bus-to-Core Multiplier with
HID1[DFS1] = 1
(
÷2)
2x
N/A
3x
N/A
VH – VL = 1.986 × 10
-4 × nT
nT =
VH – VL
__________
1.986
× 10-4
PDFS =
(P – PDS) + PDS
fDFS
___
f



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com