Electronic Components Datasheet Search
  English  ▼

X  

AT90USB646 Datasheet(PDF) 264 Page - ATMEL Corporation

Part # AT90USB646
Description  Microcontroller with 64/128K Bytes of ISP Flash and USB Controller
PDF  434 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90USB646 Datasheet(HTML) 264 Page - ATMEL Corporation

Back Button AT90USB646 Datasheet HTML 260Page - ATMEL Corporation AT90USB646 Datasheet HTML 261Page - ATMEL Corporation AT90USB646 Datasheet HTML 262Page - ATMEL Corporation AT90USB646 Datasheet HTML 263Page - ATMEL Corporation AT90USB646 Datasheet HTML 264Page - ATMEL Corporation AT90USB646 Datasheet HTML 265Page - ATMEL Corporation AT90USB646 Datasheet HTML 266Page - ATMEL Corporation AT90USB646 Datasheet HTML 267Page - ATMEL Corporation AT90USB646 Datasheet HTML 268Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 264 / 434 page
background image
264
7593A–AVR–02/06
AT90USB64/128
This should be read only when the USB controller operates in host mode, in device mode the
value read from this bit is underterminate.
Set by hardware when the controller is in FULL-SPEED mode. Cleared by hardware when the
controller is in LOW-SPEED mode.
• 2 – Reserved
The value read from this bit is always 0. Do not set this bit.
• 1 – ID: IUD pin Flag
The value read from this bit indicates the state of the UID pin.
• 0 – VBUS: VBus Flag
The value read from this bit indicates the state of the UVBUS pin. This bit can be used in device
mode to monitor the USB bus connection state of the appication. See Section 21.11, page 261
for more details.
7-2 -
Reserved
The value read from these bits is always 0. Do not set these bits.
1
– IDTI: D Transition Interrupt Flag
Set by hardware when a transition (high to low, low to high) has been detected on the UID pin.
Shall be cleared by software.
• 0 – VBUSTI: IVBUS Transition Interrupt Flag
Set by hardware when a transition (high to low, low to high) has been detected on the VBUS
pad.
Shall be cleared by software.
• 7 – DPACC: DPRAM Direct Access Bit
Set this bit to directly read the content the Dual-Port RAM (DPR) data through the UEDATX or
UPDATX registers. See Section 21.7, page 258 for more details.
Clear this bit for normal operation and access the DPR through the endpoint FIFO.
• 6-3 – Reserved
The value read from these bits is always 0. Do not set these bits.
• 2- 0 – DPADD10:8: DPRAM Address High Bit
Bit
76543210
------
IDTI
VBUSTI
USBINT
Read/Write
RRRRRR
R/W
R/W
Initial Value
00000000
Bit
7
6
543
2
1
0
DPACC
-
-
-
-
DPADD10:8
UDPADDH
Read/Write
R/W
Initial Value
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com