Electronic Components Datasheet Search
  English  ▼

X  

ML54053 Datasheet(PDF) 7 Page - OKI electronic componets

Part # ML54053
Description  NAND Flash Memory Controller
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

ML54053 Datasheet(HTML) 7 Page - OKI electronic componets

Back Button ML54053 Datasheet HTML 3Page - OKI electronic componets ML54053 Datasheet HTML 4Page - OKI electronic componets ML54053 Datasheet HTML 5Page - OKI electronic componets ML54053 Datasheet HTML 6Page - OKI electronic componets ML54053 Datasheet HTML 7Page - OKI electronic componets ML54053 Datasheet HTML 8Page - OKI electronic componets ML54053 Datasheet HTML 9Page - OKI electronic componets ML54053 Datasheet HTML 10Page - OKI electronic componets ML54053 Datasheet HTML 11Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 26 page
background image
¡ Semiconductor
ML54053
3/22
3. PIN SPECIFICATIONS
Refer to Section 11, “Application Example” for specific connection examples.
3.1 Host Interface
Signal Name
ha [10:0]
hd [15:0]
hcen [2:1]
hiordn
hiowrn
hoen
hwen
hregn
hirqn
hstschgn
hinpackn
Type
I
B
I
I
I
I
I
I
O
O
O
Pin Count
11
16
2
1
1
1
1
1
1
1
1
Description
Address bus (A10 is MSB, A0 is LSB)
Data bus (D15 is MSB, D0 is LSB)
Card enable signal (hcen1 controls even addresses and hcen2 controls odd
addresses. The combination of ha0, hcen1 and hcen2 allows even/odd
addresses to be accessed by hd[7:0].)
I/O read signal (control signal to read data from ATA registers)
I/O write signal (control signal to write data to ATA registers)
Output enable signal
Write enable signal
Register select & I/O Enable signal
Interrupt request signal (when the card is configured as an I/O card)
Card status change signal (signal to change the status of the configuration
status register)
Input port acknowledge signal (acknowledge signal during I/O read)
hiois16n
O
1
16-bit address enable signal (when the card is configured as an I/O card,
this signal indicates that 16-bit addresses are enabled)
hwaitn
O
1
Wait signal
hspkr
B
1
Audio digital waveform signal
hrst
I
1
Reset signal
hcseln
I
1
Cable select signal (used only in True IDE Mode, GND: Master, X: Slave)
Total 42 pins
I: Input, O: Output, B: Bidirectional



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com