Electronic Components Datasheet Search
  English  ▼

X  

AD9887APCB Datasheet(PDF) 19 Page - Analog Devices

Part # AD9887APCB
Description  Dual Interface for Flat Panel Displays
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9887APCB Datasheet(HTML) 19 Page - Analog Devices

Back Button AD9887APCB Datasheet HTML 15Page - Analog Devices AD9887APCB Datasheet HTML 16Page - Analog Devices AD9887APCB Datasheet HTML 17Page - Analog Devices AD9887APCB Datasheet HTML 18Page - Analog Devices AD9887APCB Datasheet HTML 19Page - Analog Devices AD9887APCB Datasheet HTML 20Page - Analog Devices AD9887APCB Datasheet HTML 21Page - Analog Devices AD9887APCB Datasheet HTML 22Page - Analog Devices AD9887APCB Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 44 page
background image
REV. 0
AD9887A
–19–
SCAN Function
The SCAN function is intended as a pseudo JTAG function for
manufacturing test of the board. The ordinary operation of the
AD9887A is disabled during SCAN.
To enable the SCAN function, set Register 14h, Bit 2 to 1. To
SCAN in data to all 48 digital outputs, apply 48 serial bits of
data and 48 clocks (typically 5 MHz, max of 20 MHz) to the
SCANIN and SCANCLK pins, respectively. The data is shifted in
on the rising edge of SCANCLK. The first serial bit shifted in
will appear at the RED A<7> output after one clock cycle. After
48 clocks, the first bit is shifted all the way to the BLUE B<0>.
The 48th bit will now be at the RED A<7> output. If SCANCLK
continues after 48 cycles, the data will continue to be shifted
from RED A<7> to BLUE B<0> and will come out of the
SCANOUT pin as serial data on the falling edge of SCANCLK.
This is illustrated in Figure 10. A setup time (tSU) of 3 ns should
be plenty and no hold time (tHOLD) is required (
≥ 0 ns). This is
illustrated in Figure 11.
tSU = 3ns
tHOLD = 0ns
SCANCLK
SCANIN
Figure 11. SCAN Setup and Hold
Alternate Pixel Sampling Mode
A Logic 1 input on Clock Invert (CKINV, Pin 94) inverts the
nominal ADC clock. CKINV can be switched between frames
to implement the alternate pixel sampling mode. This allows
higher effective image resolution to be achieved at lower pixel
rates but with lower frame rates.
On one frame, only even pixels are digitized. On the subsequent
frame, odd pixels are sampled. By reconstructing the entire
frame in the graphics controller, a complete image can be recon-
structed. This is very similar to the interlacing process that is
employed in broadcast television systems, but the interlacing is
vertical instead of horizontal. The frame data is still presented
to the display at the full desired refresh rate (usually 60 Hz) so
no flicker artifacts are added.
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
OEOEOEOEOEOE
Figure 12. Odd and Even Pixels in a Frame
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
O1
O1
O 1
O 1
O 1
O 1
Figure 13. Odd Pixels from Frame 1
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
E2
Figure 14. Even Pixels from Frame 2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
O1E2O1E2O1E2O1E2O1E2O1E2
Figure 15. Combine Frame Output from Graphics Controller
X
BIT 1
BIT 2
X
XX
BIT 1
BIT 2
BIT 47
BIT 48
X
BIT 46
BIT 47
BIT 48
X
SCANCLK
RED A<7>
BLUE B<0>
SCANOUT
SCANIN
BIT 1
BIT 2
BIT 3
BIT 1
BIT 2
BIT 3
XX
X
X
X
X
Figure 10. SCAN Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com