Electronic Components Datasheet Search
  English  ▼

X  

DAC7821 Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # DAC7821
Description  12-Bit, Parallel Input, Multiplying Digital-to-Analog Converter
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC7821 Datasheet(HTML) 4 Page - Texas Instruments

  DAC7821 Datasheet HTML 1Page - Texas Instruments DAC7821 Datasheet HTML 2Page - Texas Instruments DAC7821 Datasheet HTML 3Page - Texas Instruments DAC7821 Datasheet HTML 4Page - Texas Instruments DAC7821 Datasheet HTML 5Page - Texas Instruments DAC7821 Datasheet HTML 6Page - Texas Instruments DAC7821 Datasheet HTML 7Page - Texas Instruments DAC7821 Datasheet HTML 8Page - Texas Instruments DAC7821 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 18 page
background image
www.ti.com
DATA VALID
DATA VALID
R/W
CS
DATA
t
1
t
2
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
TIMING REQUIREMENTS: 2.5 V to 4.5 V
TIMING REQUIREMENTS: 4.5 V to 5.5 V
DAC7821
SBAS365A – OCTOBER 2005 – REVISED FEBRUARY 2006
TIMING INFORMATION
At t
r = tf = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2; VDD = +2.5 V to +4.5 V, VREF = +10 V,
I
OUT2 = 0 V. All specifications –40°C to +125°C, unless otherwise noted.
DAC7821
PARAMETER(1)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
t1
R/W to CS setup time
0
ns
t2
R/W to CS hold time
0
ns
t3
CS low time (write cycle)
10
ns
t4
Data setup time
6
ns
t5
Data hold time
0
ns
t6
R/W high to CS low
5
ns
t7
CS min high time
9
ns
t8
Data access time
20
40
ns
t9
Bus relinquish time
5
10
ns
(1)
Ensured by design; not production tested.
At t
r = tf = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2; VDD = +4.5 V to +5.5 V, VREF = +10 V,
I
OUT2 = 0 V. All specifications –40°C to +125°C, unless otherwise noted.
DAC7821
PARAMETER(1)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
t1
R/W to CS setup time
0
ns
t2
R/W to CS hold time
0
ns
t3
CS low time (write cycle)
10
ns
t4
Data setup time
6
ns
t5
Data hold time
0
ns
t6
R/W high to CS low
5
ns
t7
CS min high time
7
ns
t8
Data access time
10
20
ns
t9
Bus relinquish time
5
10
ns
(1)
Ensured by design; not production tested.
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com