NXP Semiconductors

A5000

Edge Lock Secure Authenticator

8 Pinning information

8.1 Pinning

8.1.1 Pinning HX2QFN20

terminal 1

index area

Transparent top view

15

14

13

12

11

VOUT

r.f.u

r.f.u.

VIN

ENA

1

2

3

4

5

r.f.u.

n.c.

r.f.u.

n.c.

n.c.

A5000

aaa-041926

Figure 4. Pin configuration for HX2QFN20 (SOT1969-1)

Note: Terminal 1 index area is marked on the bottom with a notch on the center pad and

on the top with a printed dot.

Symbol

Pin

Description

r.f.u.

1

n.c.

2

Not connected

r.f.u.

3

n.c.

4

Not connected

n.c.

5

Not connected

n.c.

6

Not connected

n.c.

7

Not connected

n.c.

8

Not connected

9

10

ENA

11

12

Power-down mode is used

r.f.u.

13

r.f.u

14

Table 9. Pin description HX2QFN20

A5000

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved.

Product data sheet

Rev. 1.0 — 28 March 2022

667609

11 / 26