Electronic Components Datasheet Search
  English  ▼

X  

PIC16F616-E/ML Datasheet(PDF) 69 Page - Cirrus Logic

Part # PIC16F616-E/ML
Description  14-Pin Flash-Based, 8-Bit CMOS Microcontrollers
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  APEX [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo APEX - Cirrus Logic

PIC16F616-E/ML Datasheet(HTML) 69 Page - Cirrus Logic

Back Button PIC16F616-E/ML Datasheet HTML 65Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 66Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 67Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 68Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 69Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 70Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 71Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 72Page - Cirrus Logic PIC16F616-E/ML Datasheet HTML 73Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 172 page
background image
© 2006 Microchip Technology Inc.
Preliminary
DS41288A-page 67
PIC16F616/16HV616
FIGURE 9-2:
ANALOG-TO-DIGITAL CONVERSION TAD CYCLES
9.1.5
INTERRUPTS
The ADC module allows for the ability to generate an
interrupt upon completion of an analog-to-digital
conversion. The ADC interrupt flag is the ADIF bit in the
PIR1 register. The ADC interrupt enable is the ADIE bit
in the PIE1 register. The ADIF bit must be cleared in
software.
This interrupt can be generated while the device is
operating or while in Sleep. If the device is in Sleep, the
interrupt will wake-up the device. Upon waking from
Sleep, the next instruction following the SLEEP
instruction is always executed. If the user is attempting
to wake-up from Sleep and resume in-line code
execution, the global interrupt must be disabled. If the
global interrupt is enabled, execution will switch to the
interrupt service routine.
Please see Section 9.1.5 “Interrupts” for more
information.
9.1.6
RESULT FORMATTING
The 10-bit A/D conversion result can be supplied in two
formats, left justified or right justified. The ADFM bit of
the ADCON0 register controls the output format.
Figure 9-4 shows the two output formats.
FIGURE 9-3:
10-BIT A/D CONVERSION RESULT FORMAT
TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8 TAD9
Set GO/DONE bit
Holding Capacitor is Disconnected from Analog Input (typically 100 ns)
b9
b8
b7
b6
b5
b4
b3
b2
TAD10 TAD11
b1
b0
TCY to TAD
Conversion Starts
ADRESH and ADRESL registers are loaded,
GO bit is cleared,
ADIF bit is set,
Holding capacitor is connected to analog input
Note:
The ADIF bit is set at the completion of
every conversion, regardless of whether
or not the ADC interrupt is enabled.
ADRESH
ADRESL
(ADFM = 0)MSB
LSB
bit 7
bit 0
bit 7
bit 0
10-bit A/D Result
Unimplemented: Read as ‘0’
(ADFM = 1)
MSB
LSB
bit 7
bit 0
bit 7
bit 0
Unimplemented: Read as ‘0’
10-bit A/D Result



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com