| Electronic Components Datasheet Search |
|
TMS320VC5441 Datasheet(PDF) 66 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5441 Datasheet(HTML) 66 Page - Texas Instruments |
|
66 / 86 page ![]() Electrical Specifications 57 December 1999 – Revised April 2002 SPRS122E 5.6 Clock Options The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four to generate the internal machine cycle. The selection of the clock mode is described in Section 3.2.6. 5.6.1 Divide-By-Two, Divide-By-Four, and Bypass Clock Options – PLL Disabled The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four to generate the internal machine cycle. The selection of the clock mode is described in Section 3.2.6. Table 5–2 and Table 5–3 assume testing over recommended operating conditions and H = 0.5tc(CO) (see Figure 5–2). Table 5–2. Divide-By-Two, Divide-By-Four, and Bypass Clock Options Timing Requirements MIN MAX UNIT tc(CI) Cycle time, CLKIN 20 † ns tf(CI) Fall time, CLKIN 6 ns tr(CI) Rise time, CLKIN 6 ns tw(CIL) Pulse duration, CLKIN low 5 ns tw(CIH) Pulse duration, CLKIN high 5 ns † This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies approaching 0 Hz. Table 5–3. Divide-By-Two, Divide-By-Four, and Bypass Clock Options Switching Characteristics PARAMETER MIN TYP MAX UNIT tc(CO) Cycle time, CLKOUT 7.5 2tc(CI) † ns tc(CO) Cycle time, CLKOUT – bypass mode 7.5 2tc(CI) † ns td(CIH-CO) Delay time, CLKIN high to CLKOUT high/low 2 7 11 ns tf(CO) Fall time, CLKOUT 1 ns tr(CO) Rise time, CLKOUT 1 ns tw(COL) Pulse duration, CLKOUT low H–2 H–1 H ns tw(COH) Pulse duration, CLKOUT high H–2 H–1 H ns † This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies approaching 0 Hz. tr(CO) tf(CO) CLKOUT CLKIN tw(COL) td(CIH-CO) tf(CI) tr(CI) tc(CO) tc(CI) tw(COH) tw(CIH) tw(CIL) Figure 5–2. External Divide-by-Two Clock Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |