Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DAC82002 Datasheet(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
Part # DAC82002
Description  DAC82002 16-Bit, Low-Glitch-Energy, Dual-Channel Voltage-Output, Unbuffered DAC
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC82002 Datasheet(HTML) 12 Page - Texas Instruments

Back Button DAC82002 Datasheet HTML 8Page - Texas Instruments DAC82002 Datasheet HTML 9Page - Texas Instruments DAC82002 Datasheet HTML 10Page - Texas Instruments DAC82002 Datasheet HTML 11Page - Texas Instruments DAC82002 Datasheet HTML 12Page - Texas Instruments DAC82002 Datasheet HTML 13Page - Texas Instruments DAC82002 Datasheet HTML 14Page - Texas Instruments DAC82002 Datasheet HTML 15Page - Texas Instruments DAC82002 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 22 page
background image
7.6.1.2 SYNC Register (offset = 2h) [reset = 0300h]
Figure 7-5. SYNC Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESERVED
DAC-B-
BRDCAST-
EN
DAC-A-
BRDCAST-
EN
RESERVED
DAC-B-
SYNC-EN
DAC-A-
SYNC-EN
W-0h
W-1h
W-1h
W-0h
W-0h
W-0h
Table 7-4. SYNC Register Field Descriptions
Bit
Field
Type
Reset
Description
15-10
RESERVED
W
0h
These bits are reserved.
9
DAC-B-BRDCAST-EN
W
1h
When set to 1, the corresponding DAC is set to update the
output after a serial interface write to the BRDCAST register.
When cleared to 0, the corresponding DAC output remains
unaffected after a serial interface write to the BRDCAST
register.
8
DAC-A-BRDCAST-EN
W
1h
When set to 1, the corresponding DAC is set to update the
output after a serial interface write to the BRDCAST register.
When cleared to 0, the corresponding DAC output remains
unaffected after a serial interface write to the BRDCAST
register.
7-2
RESERVED
W
0h
These bits are reserved.
1
DAC-B-SYNC-EN
W
0h
When set to 1, the DAC output is set to update in response to an
LDAC trigger (synchronous mode).
When cleared to 0, the DAC output is set to update immediately
(asynchronous mode), default.
0
DAC-A-SYNC-EN
W
0h
When set to 1, the DAC output is set to update in response to an
LDAC trigger (synchronous mode).
When cleared to 0 ,the DAC output is set to update immediately
(asynchronous mode), default.
7.6.1.3 TRIGGER Register (offset = 5h) [reset = 0000h]
Figure 7-6. TRIGGER Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESERVED
LDAC
SOFT-RESET [3:0]
W-0h
W-0h
W-0h
Table 7-5. TRIGGER Register Field Descriptions
Bit
Field
Type
Reset
Description
15-5
RESERVED
W
0h
These bits are reserved.
4
LDAC
W
0h
Set this bit to 1 to synchronously load the DACs that are set to
synchronous mode in the SYNC register. This bit self-resets.
3-0
SOFT-RESET [3:0]
W
0h
When set to reserved code 1010, this bit resets the device to the
default state. This bit self-resets.
DAC82002
SBASAK1 – AUGUST 2022
www.ti.com
12
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DAC82002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com