Electronic Components Datasheet Search
  English  ▼

X  

USS820FD Datasheet(PDF) 39 Page - Agere Systems

Part # USS820FD
Description  USB Device Controller
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

USS820FD Datasheet(HTML) 39 Page - Agere Systems

Back Button USS820FD Datasheet HTML 35Page - Agere Systems USS820FD Datasheet HTML 36Page - Agere Systems USS820FD Datasheet HTML 37Page - Agere Systems USS820FD Datasheet HTML 38Page - Agere Systems USS820FD Datasheet HTML 39Page - Agere Systems USS820FD Datasheet HTML 40Page - Agere Systems USS820FD Datasheet HTML 41Page - Agere Systems USS820FD Datasheet HTML 42Page - Agere Systems USS820FD Datasheet HTML 43Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 56 page
background image
Agere Systems Inc.
39
Data Sheet, Rev. 1
August 2004
USB Device Controller
USS-820FD
Register Interface (continued)
Table 38. Data Set Available (DSAV)—Address: 1DH; Default: 0000 0000B
This register contains receive/transmit data set available bits.
Table 39. Data Set Available (DSAV1)—Address: 1EH; Default: 0000 0000B
This register contains receive/transmit data set available bits.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RXAV3
TXAV3
RXAV2
TXAV2
RXAV1
TXAV1
RXAV0
TXAV0
R
R
RR
RR
RR
Bit
Symbol
Function/Description
7
RXAV3
Receive/Transmit Data Set Available. This feature is only available if MCSR.FEAT = 1
or TXDSAM = 1; otherwise, reads 0. May be used to improve firmware efficiency when
polling endpoints. For receive FIFOs, this register indicates that one or more data sets
are available to be read. For transmit FIFOs, this register indicates that one or more data
sets are available to be written. Bits always read 0 for endpoints which are not enabled
(RXEPEN/TXEPEN = 0). If a transmit endpoint has TXDSAM = 1, the corresponding
RXAV/TXAV bit of the DSAV register indicates instead that the TXVOID bit is set (a NAK
has been sent to the host). This usage when TXDSAM = 1 does not require
MCSR.FEAT = 1.
6TXAV3
5
RXAV2
4TXAV2
3
RXAV1
2TXAV1
1
RXAV0
0TXAV0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RXAV7
TXAV7
RXAV6
TXAV6
RXAV5
TXAV5
RXAV4
TXAV4
R
R
RR
RR
RR
Bit
Symbol
Function/Description
7
RXAV7
Receive/Transmit Data Set Available. This feature is only available if MCSR.FEAT = 1
or TXDSAM = 1; otherwise, reads 0. May be used to improve firmware efficiency when
polling endpoints. For receive FIFOs, this register indicates that one or more data sets
are available to be read. For transmit FIFOs, this register indicates that one or more data
sets are available to be written. Bits always read 0 for endpoints which are not enabled
(RXEPEN/TXEPEN = 0). If a transmit endpoint has TXDSAM = 1, the corresponding
RXAV/TXAV bit of the DSAV register indicates instead that the TXVOID bit is set (a NAK
has been sent to the host). This usage when TXDSAM = 1 does not require
MCSR.FEAT = 1.
6TXAV7
5
RXAV6
4TXAV6
3
RXAV5
2TXAV5
1
RXAV4
0TXAV4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com