SPC58EG80C3 datasheet(81/139 Pages) STMICROELECTRONICS

81 / 139 page

DS11758 Rev 6

81/139

SPC584Gx, SPC58EGx, SPC58NGx

Electrical characteristics

106

4.17.1.2

Nexus interface timing

Table 44. Nexus debug port timing

Symbol

Characteristic

Value(1)

Unit

Min

Max

7tEVTIPW CC D EVTI pulse width

—

tCYC(2)

8tEVTOPW CC D EVTO pulse width

—

9tTCYC

CC D

TCK cycle time

2(3),(4)

—tCYC(2)

Absolute minimum TCK cycle time(5) (TDO sampled on posedge

of TCK)

40(6)

—

Absolute minimum TCK cycle time(7) (TDO sampled on negedge

of TCK)

20(6)

—

tNTDIS

CC D TDI data setup time

—

tNTDIH

CC D TDI data hold time

—

tNTMSS CC D TMS data setup time

—

tNTMSH CC D TMS data hold time

—

CC D TDO propagation delay from falling edge of TCK(8)

—16

—

CC D

TDO hold time with respect to TCK falling edge (minimum TDO

propagation delay)

2.25

—

1. Nexus timing specified at VDD_HV_IO_JTAG = 3.0 V to 5.5 V, and maximum loading per pad type as specified in the I/O

section of the data sheet.

2. tCYC is system clock period.

3. Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less

than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency

being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number

greater than or equal to that specified here.

4. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute

minimum TCK period specification.

5. This value is TDO propagation time 36 ns + 4 ns setup time to sampling edge.

6. This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the

design (system frequency / 4) depending on the actual system frequency being used.

7. This value is TDO propagation time 16 ns + 4 ns setup time to sampling edge.

8. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.

SPC58EG80C3 Datasheet(PDF) 81 Page - STMicroelectronics

SPC58EG80C3 Datasheet(HTML) 81 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL