| Electronic Components Datasheet Search |
|
SPC58EG80C3 Datasheet(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC58EG80C3 Datasheet(HTML) 42 Page - STMicroelectronics |
|
42 / 139 page ![]() Electrical characteristics SPC584Gx, SPC58EGx, SPC58NGx 42/139 DS11758 Rev 6 4.10 PLLs Two phase-locked loop (PLL) modules are implemented to generate system and auxiliary clocks on the device. Figure 7 depicts the integration of the two PLLs. Please, refer to device Reference Manual for more detailed schematic. Figure 7. PLLs integration 4.10.1 PLL0 PLL0 PLL1 IRCOSC XOSC PLL1_PHI PLL0_PHI1 PLL0_PHI Table 20. PLL0 electrical characteristics Symbol C Parameter Conditions Value Unit Min Typ Max fPLL0IN SR — PLL0 input clock(1) —8 — 44 MHz ΔPLL0IN SR — PLL0 input clock duty cycle(1) —40 — 60 % fINFIN SR — PLL0 PFD (Phase Frequency Detector) input clock frequency —8 — 20 MHz fPLL0VCO CC P PLL0 VCO frequency — 600 — 1400 MHz fPLL0PHI0 CC D PLL0 output frequency — 4.762 — 400 MHz fPLL0PHI1 CC D PLL0 output clock PHI1 — 20 — 175(2) MHz tPLL0LOCK CC P PLL0 lock time — — — 100 µs |ΔPLL0PHI0SPJ|(3) CC T PLL0_PHI0 single period jitter fPLL0IN = 20 MHz (resonator) fPLL0PHI0 = 400 MHz, 6-sigma pk-pk — — 200 ps |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |