Electronic Components Datasheet Search
  English  ▼

X  

P1012AP13 Datasheet(PDF) 14 Page - ON Semiconductor

Part # P1012AP13
Description  Self-Supplied Monolithic Switcher for Low Standby- Power Offline SMPS
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

P1012AP13 Datasheet(HTML) 14 Page - ON Semiconductor

Back Button P1012AP13 Datasheet HTML 10Page - ON Semiconductor P1012AP13 Datasheet HTML 11Page - ON Semiconductor P1012AP13 Datasheet HTML 12Page - ON Semiconductor P1012AP13 Datasheet HTML 13Page - ON Semiconductor P1012AP13 Datasheet HTML 14Page - ON Semiconductor P1012AP13 Datasheet HTML 15Page - ON Semiconductor P1012AP13 Datasheet HTML 16Page - ON Semiconductor P1012AP13 Datasheet HTML 17Page - ON Semiconductor P1012AP13 Datasheet HTML 18Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 25 page
background image
NCP1010, NCP1011, NCP1012, NCP1013, NCP1014
www.onsemi.com
14
Soft−Start
The NCP101X features an internal 1.0 ms soft−start
activated during the power on sequence (PON). As soon as
VCC reaches VCCOFF, the peak current is gradually
increased from nearly zero up to the maximum internal
clamping level (e.g. 350 mA). This situation lasts 1.0 ms
and further to that time period, the peak current limit is
blocked to the maximum until the supply enters regulation.
The soft−start is also activated during the over current burst
(OCP) sequence. Every restart attempt is followed by a
soft−start activation. Generally speaking, the soft−start will
be activated when VCC ramps up either from zero (fresh
power−on sequence) or 4.7 V, the latch−off voltage
occurring during OCP. Figure 24 portrays the soft−start
behavior. The time scales are purposely shifted to offer a
better zoom portion.
Figure 24. Soft−Start is activated during a startup sequence or an OCP condition.
0 V (Fresh PON)
or
4.7 V (Overload)
VCC
8.5 V
Current
Sense
Max Ip
1.0 ms
Non−Latching Shutdown
In some cases, it might be desirable to shut off the part
temporarily and authorize its restart once the default has
disappeared. This option can easily be accomplished
through a single NPN bipolar transistor wired between FB
and ground. By pulling FB below the internal skip level
(Vskip), the output pulses are disabled. As soon as FB is
relaxed, the IC resumes its operation. Figure 25 depicts the
application example.
Figure 25. A non−latching shutdown where pulses are stopped as long as the NPN is biased.
ON/OFF
27
3
45
18
Drain
+
CVcc



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com