ADP3192 datasheet(13/32 Pages) AD

13 / 32 page

ADP3192

Rev. 0 | Page 13 of 32

If EN is taken low or if VCC drops below UVLO, DELAY and

SS are reset to ground to be ready for another soft start cycle.

Figure 8 shows typical start-up waveforms for the ADP3192.

CH1 1V

CH2 1V

CH4 10V

CH3 1V

M 1ms

A CH1

700mV

T 40.4%

Figure 8. Typical Start-Up Waveforms

(Channel 1: CSREF, Channel 2: DELAY,

Channel 3: SS, Channel 4: Phase 1 Switch Node)

CURRENT-LIMIT, SHORT-CIRCUIT, AND LATCH-

OFF PROTECTION

The ADP3192 compares a programmable current-limit set

point to the voltage from the output of the current-sense

amplifier. The level of current limit is set with the resistor

from the ILIMIT pin to ground. During operation, the current

from ILIMIT is equal to 2/3 of IREF, giving 10 μA normally.

This current through the external resistor sets the ILIMIT

voltage, which is internally scaled to give a current limit

threshold of 82.6 mV/V. If the difference in voltage between

CSREF and CSCOMP rises above the current-limit threshold,

the internal current-limit amplifier controls the internal COMP

voltage to maintain the average output current at the limit.

If the limit is reached and TD5 in Figure 7 has completed, a

latch-off delay time starts, and the controller shuts down if the

fault is not removed. The current-limit delay time shares the

DELAY pin timing capacitor with the start-up sequence timing.

However, during current limit, the DELAY pin current is

reduced to IREF/4. A comparator monitors the DELAY voltage

and shuts off the controller when the voltage reaches 1.7 V.

Therefore, the current-limit latch-off delay time is set by the

current of IREF/4 charging the delay capacitor from 0 V to 1.7 V.

This delay is four times longer than the delay time during the

start-up sequence.

The current-limit delay time starts only after the TD5 is

complete. If there is a current limit during startup, the

ADP3192 goes through TD1 to TD5, and then starts the latch-

off time. Because the controller continues to cycle the phases

during the latch-off delay time, the controller returns to normal

operation and the DELAY capacitor is reset to GND if the short

is removed before the 1.7 V threshold is reached.

The latch-off function can be reset by either removing and

reapplying the supply voltage to the ADP3192, or by toggling

the EN pin low for a short time. To disable the short circuit

latch-off function, an external resistor should be placed in

parallel with CDLY. This prevents the DELAY capacitor from

charging up to the 1.7 V threshold. The addition of this resistor

causes a slight increase in the delay times.

During startup, when the output voltage is below 200 mV,

a secondary current limit is active. This is necessary because

the voltage swing of CSCOMP cannot go below ground. This

secondary current limit controls the internal COMP voltage

to the PWM comparators to 1.5 V. This limits the voltage drop

across the low-side MOSFETs through the current balance

circuitry. An inherent per-phase current limit protects

individual phases if one or more phases stop functioning

because of a faulty component. This limit is based on the

maximum normal mode COMP voltage. Typical overcurrent

latch-off waveforms are shown in Figure 9.

CH1 1V

CH2 1V

CH4 10V

CH3 2V

M 2ms

A CH1

680mV

T 61.8%

Figure 9. Overcurrent Latch-Off Waveforms

(Channel 1: CSREF, Channel 2: DELAY,

Channel 3: COMP, Channel 4: Phase 1 Switch Node)

DYNAMIC VID

The ADP3192 has the ability to dynamically change the VID

inputs while the controller is running. This allows the output

voltage to change while the supply is running and supplying

current to the load. This is commonly referred to as VID on-

the-fly (OTF). A VID OTF can occur under light or heavy load

conditions. The processor signals the controller by changing the

VID inputs in multiple steps from the start code to the finish

code. This change can be positive or negative.

When a VID input changes state, the ADP3192 detects the

change and ignores the DAC inputs for a minimum of 400 ns.

This time prevents a false code due to logic skew while the eight

VID inputs are changing. Additionally, the first VID change

initiates the PWRGD and crowbar blanking functions for a

minimum of 100 μs to prevent a false PWRGD or crowbar

event. Each VID change resets the internal timer.

ADP3192 Datasheet(PDF) 13 Page - Analog Devices

ADP3192 Datasheet(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL