EM6580 datasheet(21/56 Pages) EMMICRO

21 / 56 page

EM6580

www.emmicroelectronic.com

Output multiplexing registers are shown below.

Table 6.4.7 Register RegPACntl3

Bit

Name

POR

R/W

Description

SerialStPA[3]

R/W

Output selection for PA[3] when output

SerialCkPA[1]

R/W

Output selection for PA[1] when output

PWMoutPA[1]

R/W

Output selection for PA[1] when output

PWMoutPA[0]

R/W

Output selection for PA[0] when output

Table 6.4.8 Register RegPACntl4

Bit

Name

POR

R/W

Description

NoPdPA[5]

R/W

No pull-down on PA[5]

freqOutPA[5]

R/W

Output selection for PA[5] when output

Sout/rstPA[2]

R/W

Output selection for PA[2] when output

freqOutPA[2]

R/W

Output selection for PA[2] when output

Table 6.4.9 PA[0] I/O status depending on its RegPACntl3 and RegPa0OE registers

OEnPA[0]

PWMoutPA[0]

Description of PA[0] terminal

Input

PAout[0] general Output

PWM Output from the 10-Bit Counter

Table 6.4.10 PA[1] I/O status depending on its RegPACntl3 and RegPa0OE registers

OEnPA[1]

SerialCkPA[1]

PWMoutPA[1]

Description of PA[1] terminal

Input

PAout[1] general Output

PWM Output from the 10-Bit Counter

Sclk (Serial interface clock output)

Table 6.4.11 PA[2] I/O status depending on its RegPACntl4 and RegPa0OE registers

OEnPA[2]

Sout/rstPA[2]

freqOutPA[2]

Description of PA[2] terminal

Input

PAout[2] general Output

Freq. Output (CPUClk,SysClk, 2kHz, 1Hz)

Sout (Serial interface data output)

High level ‘1’ during Reset state output

8kHz frequency output while out of reset state

Low level ‘0’ output during sleep

PA[0] = ‘1’

PA[4] = ‘1’

PA[1] = ‘0’

Output: high level during Reset state

Input: out of reset state and during sleep

Frequency output is selected in 6.4.6 Register RegFreqRst

Table 6.4.12 PA[3] I/O status depending on its RegPACntl3 and RegPa0OE registers

OEnPA[3]

SerialStPA[3]

Description of PA[3] terminal

Input

PAout[3] general Output

Rdy/CS (Serial interface status output)

Table 6.4.13 PA[5] I/O status depending on its RegPACntl4 and RegPA1 registers

OEnPA[5]

freqOutPA[5]

Description of PA[5] terminal

Input

PAout[5] general Output

Freq. Output (CPUClk,SysClk, 2kHz, 1Hz)

Frequency output is selected in 6.4.6 Register RegFreqRst

Note: CPUClk = RCClk if no external clock used.

In case of external clock, CPUClk is equal to the PA[1] input clock.

EM6580 Datasheet(PDF) 21 Page - EM Microelectronic - MARIN SA

EM6580 Datasheet(HTML) 21 Page - EM Microelectronic - MARIN SA

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL