Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9959 Datasheet(PDF) 3 Page - Analog Devices

Part # AD9959
Description  4 Channel 500MSPS DDS with 10-bit DACs
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9959 Datasheet(HTML) 3 Page - Analog Devices

  AD9959 Datasheet HTML 1Page - Analog Devices AD9959 Datasheet HTML 2Page - Analog Devices AD9959 Datasheet HTML 3Page - Analog Devices AD9959 Datasheet HTML 4Page - Analog Devices AD9959 Datasheet HTML 5Page - Analog Devices AD9959 Datasheet HTML 6Page - Analog Devices AD9959 Datasheet HTML 7Page - Analog Devices AD9959 Datasheet HTML 8Page - Analog Devices AD9959 Datasheet HTML 9Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 3 / 9 page
background image
Preliminary Technical Data
AD9959
Rev. PrB | Page 3 of 9
Parameter
Min
Typ
Max
Units
Test Conditions/Comments
75.1 MHz Analog Out (+/- 10kHz)
-87
dBc
75.1 MHz Analog Out (+/- 50kHz)
-85
dBc
75.1 MHz Analog Out (+/- 250kHz)
-83
dBc
75.1 MHz Analog Out (+/- 1MHz)
-82
dBc
100.1 MHz Analog Out (+/- 10kHz)
-87
dBc
100.1 MHz Analog Out (+/- 50kHz)
-85
dBc
100.1 MHz Analog Out (+/- 250kHz)
-83
dBc
100.1 MHz Analog Out (+/- 1MHz)
-81
dBc
200.1 MHz Analog Out (+/- 10kHz)
-87
dBc
200.1 MHz Analog Out (+/- 50kHz)
-85
dBc
200.1 MHz Analog Out (+/- 250kHz)
-83
dBc
200.1 MHz Analog Out (+/- 1MHz)
-81
dBc
PHASE NOISE CHARACTERISTICS
Residual Phase Noise
@15.1 MHz(Aout)
@1kHz offset
TBD
dBc/ Hz
@10kHz offset
TBD
dBc/ Hz
@100kHz offset
TBD
dBc/ Hz
@1MHz offset
TBD
dBc/ Hz
Residual Phase Noise @ 75.1 MHz(Aout)
@1kHz offset
TBD
dBc/ Hz
@10kHz offset
TBD
dBc/ Hz
@100kHz offset
TBD
dBc/ Hz
@1MHz offset
TBD
dBc/ Hz
Residual Phase Noise @ 200.1 MHz(Aout)
@1kHz offset
TBD
dBc/ Hz
@10kHz offset
TBD
dBc/ Hz
@100kHz offset
TBD
dBc/ Hz
@1MHz offset
TBD
dBc/ Hz
Residual Phase Noise @ 15.1 MHz(Aout)
w/ REF CLK multiplier enabled 4x
@1kHz offset
TBD
dBc/ Hz
@10kHz offset
TBD
dBc/ Hz
@100kHz offset
TBD
dBc/ Hz
@1MHz offset
TBD
dBc/ Hz
Residual Phase Noise @ 75.1 MHz(Aout)
w/ REF CLK multiplier enabled 4x
@1kHz offset
TBD
dBc/ Hz
@10kHz offset
TBD
dBc/ Hz
@100kHz offset
TBD
dBc/ Hz
@1MHz offset
TBD
dBc/ Hz
Residual Phase Noise @ 200.1 MHz(Aout)
w/ REF CLK multiplier enabled 4x
@1kHz offset
TBD
dBc/ Hz
@10kHz offset
TBD
dBc/ Hz
@100kHz offset
TBD
dBc/ Hz
@1MHz offset
TBD
dBc/ Hz
SERIAL PORT TIMING CHARACTERISTICS
Maximum Frequency
200
MHz
Minimum Clock Pulsewidth Low (tPWL)
TBD
ns
Minimum Clock Pulsewidth High (tPWH)
TBD
ns



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com