Electronic Components Datasheet Search
  English  ▼

X  

P9222-R Datasheet(PDF) 28 Page - Renesas Technology Corp

Part # P9222-R
Description  Wireless Power Receiver for Low Power Applications
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

P9222-R Datasheet(HTML) 28 Page - Renesas Technology Corp

Back Button P9222-R Datasheet HTML 24Page - Renesas Technology Corp P9222-R Datasheet HTML 25Page - Renesas Technology Corp P9222-R Datasheet HTML 26Page - Renesas Technology Corp P9222-R Datasheet HTML 27Page - Renesas Technology Corp P9222-R Datasheet HTML 28Page - Renesas Technology Corp P9222-R Datasheet HTML 29Page - Renesas Technology Corp P9222-R Datasheet HTML 30Page - Renesas Technology Corp P9222-R Datasheet HTML 31Page - Renesas Technology Corp P9222-R Datasheet HTML 32Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 58 page
background image
P9222-R/RN Datasheet
© 2019-2022 Renesas Electronics Corporation
28
May 5, 2022
Receiver-to-transmitter communication is accomplished by modulating the load applied to the receiver; i.e., amplitude-shift keying (ASK). To
the transmitter, this appears as an impedance change, which results in measurable variations of the transmitter’s output waveform. Modulation
is done with AC modulation, using internal switches to connect external capacitors from AC1 and AC2 to ground.
The P9222-R/RN communicates with the base station by sending ASK communication packets to WPC transmitters. Each communication
packet has the following structure:
Figure 22. Communication Packet Structure
Preamble
Header
Message
Checksum
7.4 Bit Encoding Scheme for ASK
As required by the WPC specification, the P9222-R/RN uses a differential bi-phase encoding scheme to modulate data bits onto the power
signal. A clock frequency of 2kHz is used for this purpose. A logic ONE bit is encoded using two narrow transitions, whereas a logic ZERO bit
is encoded using two wider transitions as shown in Figure 23.
Figure 23. WPC Packet Example with Reference Clock Shown
t CLK
ONE
ZERO
ONE
ZERO
ONE
ONE
ZERO
ZERO
Each byte in the communication packet comprises 11 bits in an asynchronous serial format, as shown in Figure 24. Each byte has a start bit,
8 data bits, a parity bit, and a single stop bit.
Figure 24. Byte Encoding Scheme
Start
Stop
Parity
b0
1
2
3
4
5
6
7
b
b
b
b
b
b
b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com