Electronic Components Datasheet Search
  English  ▼

X  

LPC86X Datasheet(PDF) 65 Page - NXP Semiconductors

Part # LPC86X
Description  32-bit Arm® Cortex®-M0 microcontroller; up to 64 KB flash and 8 KB SRAM; 12-bit ADC; Comparator; FlexTimers
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC86X Datasheet(HTML) 65 Page - NXP Semiconductors

Back Button LPC86X Datasheet HTML 61Page - NXP Semiconductors LPC86X Datasheet HTML 62Page - NXP Semiconductors LPC86X Datasheet HTML 63Page - NXP Semiconductors LPC86X Datasheet HTML 64Page - NXP Semiconductors LPC86X Datasheet HTML 65Page - NXP Semiconductors LPC86X Datasheet HTML 66Page - NXP Semiconductors LPC86X Datasheet HTML 67Page - NXP Semiconductors LPC86X Datasheet HTML 68Page - NXP Semiconductors LPC86X Datasheet HTML 69Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 99 page
background image
LPC86x
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2023. All rights reserved.
Product data sheet
Rev.3 — 28 April 2023
65 of 97
NXP Semiconductors
LPC86x
32-bit Arm Cortex-M0+ microcontroller
[1]
Cb - total capacitance of the bus line in pF.
[2]
See tLOW_OD, tfDA_OD, tCF, fSCL.
Table 24.
MIPI-I3C open drain mode specifications[1]
Symbol
Parameter
Min
Max
Unit
Notes
tLOW_OD
LOW period of the SCL clock
200
-
ns
tHIGH
HIGH period of the SCL clock
-
41
ns
tfDA_OD
Fall time of SDA signal
-
12
ns
2
tSU_OD
Data set-up time during open drain
mode
3-
ns
tCAS
Clock after START (S) condition
ENTAS0
ENTAS1
ENTAS2
ENTAS3
38.4 nano
1
100
2
50
s
s
ms
ms
tCBP
Clock before STOP (P) condition
tCAS(min)/2
-
ns
tMMOverlap
Current master to secondary master
overlap time during handoff
tDIG_OD_L
-ns
tAVAL
Bus available condition
1
-
s
tIDLE
Bus idle condition
200
-
ms
tMMLock
Time interval where new master not
driving SDA low
tAVAL
-
s
Table 25.
MIPI-I3C push-pull specifications for SDR and HDR-DDR modes[1]
Symbol
Parameter
Min
Typ.
Max
Unit
Notes
tSCL
SCL clock frequency
0.01
12.5
13
MHz
tLOW
LOW period of the SCL clock
24
-
-
ns
tDIG_L
32
-
-
ns
tHIGH_MIXED HIGH period of the SCL clock for a
mixed bus
24
-
-
ns
tDIG_HIGH_M
IXED
32
-
45
ns
2
tHIGH
HIGH period of the SCL clock
24
-
-
ns
tDIG_H
32
-
-
ns
tSCO
Clock in to data out for a target
-
-
12
tCR
SCL clock rise time
-
-
150e06 *
1 / fSCL
(capped
at 60)
ns
tCF
SCL clock fall time
-
-
150e06 *
1 / fSCL
(capped
at 60)
ns
tHD_PP
SDA signal data hold
Controller mode
tCR + 3 and
tCF +3
--
ns
Target mode
0
-
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com