| Electronic Components Datasheet Search |
|
MPC8347E Datasheet(PDF) 101 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8347E Datasheet(HTML) 101 Page - Freescale Semiconductor, Inc |
|
101 / 108 page ![]() MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 3 Freescale Semiconductor 101 System Design Information Figure 42. Driver Impedance Measurement Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is V1 = Rsource × Isource. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value Rterm. The measured voltage is V2 =(1/(1/R1 +1/R2)) × Isource. Solving for the output impedance gives Rsource = Rterm × (V1/V2 –1). The drive current is then Isource =V1/Rsource. Table 68 summarizes the signal impedance targets. The driver impedance are targeted at minimum VDD, nominal OVDD, 105°C. 21.6 Configuration Pin Multiplexing The MPC8347EA power-on configuration options can be set through external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation. However, while HRESET is asserted, these pins are treated as inputs, and the value on these pins is latched when PORESET deasserts. Then the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with Table 68. Impedance Characteristics Impedance Local Bus, Ethernet, DUART, Control, Configuration, Power Management PCI Signals (not including PCI output clocks) PCI Output Clocks (including PCI_SYNC_OUT) DDR DRAM Symbol Unit RN 42 Target 25 Target 42 Target 20 Target Z0 Ω RP 42 Target 25 Target 42 Target 20 Target Z0 Ω Differential NA NA NA NA ZDIFF Ω Note: Nominal supply voltages. See Table 1, Tj = 105°C. OVDD OGND RP RN Pad Data SW1 SW2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |