Electronic Components Datasheet Search
  English  ▼

X  

TSI721 Datasheet(PDF) 10 Page - Renesas Technology Corp

Part # TSI721
Description  Table of Contents
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

TSI721 Datasheet(HTML) 10 Page - Renesas Technology Corp

Back Button TSI721 Datasheet HTML 6Page - Renesas Technology Corp TSI721 Datasheet HTML 7Page - Renesas Technology Corp TSI721 Datasheet HTML 8Page - Renesas Technology Corp TSI721 Datasheet HTML 9Page - Renesas Technology Corp TSI721 Datasheet HTML 10Page - Renesas Technology Corp TSI721 Datasheet HTML 11Page - Renesas Technology Corp TSI721 Datasheet HTML 12Page - Renesas Technology Corp TSI721 Datasheet HTML 13Page - Renesas Technology Corp TSI721 Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 67 page
background image
Tsi721 Datasheet
10
April 4, 2016
Integrated Device Technology
• 32 outstanding S-RIO NREAD/maintenance read requests to S-RIO network
• 32 outstanding S-RIO NWRITE_R/maintenance write/doorbell requests to S-RIO network
• 12-KB completion reassembly buffer
• 8 windows from PCIe to S-RIO with 8 zones (sub windows) per window
• 8 windows from S-RIO to PCIe
• Initiates and receives the following S-RIO transactions:
— NREAD
— SWRITE/NWRITE/NWRITE_R
— Maintenance read and write
—Port-write
— Doorbell
— Type 8 response
— Type 13 response
• Initiates and receives the following PCIe transactions:
—MWr
—MRd
—Cpl
—CplD
• Round-robin scheduling between Mapping Engine, Block DMA Engine, and Messaging traffic to the S-RIO link
• Round-robin scheduling between Mapping Engine, Block DMA Engine, and Messaging traffic to the PCIe link
• Forward bridge
— Connects PCIe root complex to S-RIO network
— PCIe Type 0 configuration header
1.2.4
Messaging Features
• 8 Tx queues with one dedicated messaging DMA engine per Tx queue
• 8 Rx queues with one dedicated messaging DMA engine per Rx queue
• Descriptor prefetch per Tx queue
• 32 outstanding PCIe requests to root complex
• 8-KB message segment reassembly buffer per Tx queue
• Round-robin scheduling among Tx queues
• One outstanding message per Tx queue
• 16 receive contexts per Rx queue
1.2.5
Block DMA Engine Features
• 8 DMA channels
• Each DMA channel can perform DMA writes from root complex to S-RIO network, or DMA reads from S-RIO network to
root complex
— DMA from PCIe port to PCIe port is not supported
— DMA from S-RIO port to S-RIO port is not supported



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com