Electronic Components Datasheet Search
  English  ▼

X  

MC68340 Datasheet(PDF) 333 Page - Freescale Semiconductor, Inc

Part # MC68340
Description  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 Datasheet(HTML) 333 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 329Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 330Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 331Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 332Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 333Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 334Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 335Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 336Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 337Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 333 / 441 page
background image
7- 38
MC68340 USER’S MANUAL
MOTOROLA
7.4.1.17 MODE REGISTER 2 (MR2). MR2 controls some of the serial module
configuration. This register can be read or written at any time the serial module is enabled
(i.e., the STP bit in the MCR is cleared).
MR2A, MR2B
$720, $721
76543210
CM1
CM0
TxRTS
TxCTS
SB3
SB2
SB1
SB0
RESET:
00000000
Read/Write
Supervisor/User
CM1–CM0—Channel Mode
These bits select a channel mode as listed in Table 7-9. See 7.3.3 Looping Modes for
more information on the individual modes.
Table 7-9. CMx Control Bits
CM1
CM0
Mode
0
0
Normal
0
1
Automatic Echo
1
0
Local Loopback
1
1
Remote Loopback
TxRTS—Transmitter Ready-to-Send
This bit controls the negation of the
RTSA or RTSB signals. The output is normally
asserted by setting OP0 or OP1 and negated by clearing OP0 or OP1 (see 7.4.1.15
Output Port Control Register (OPCR)).
1 = In applications where the transmitter is disabled after transmission is complete,
setting this bit causes the particular OP bit to be cleared automatically one bit
time after the characters, if any, in the channel transmit shift register and the
transmitter holding register are completely transmitted, including the programmed
number of stop bits. This feature is used to automatically terminate transmission
of a message. If both the receiver and the transmitter in the same channel are
programmed for
RTS control, RTS control is disabled for both since this is an
incorrect configuration.
0 = Clearing this bit has no effect on the transmitter
RTS
≈.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com