Electronic Components Datasheet Search
  English  ▼

X  

MC68340 Datasheet(PDF) 390 Page - Freescale Semiconductor, Inc

Part # MC68340
Description  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 Datasheet(HTML) 390 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 386Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 387Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 388Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 389Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 390Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 391Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 392Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 393Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 394Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 390 / 441 page
background image
MOTOROLA
MC68340 USER’S MANUAL
10-3
MC68340
XFC
VCCSYN
0.1 F 1
NOTE 1: Must be a low-leakage capacitor.
VCCSYN
0.1 F
µ
µ
0.01 F
µ
Figure 10-4. XFC and VCCSYN Capacitor Connections
10.1.2 Reset Circuitry
Because it is optional, reset circuitry is not shown in Figure 10-1. The MC68340 holds
itself in reset after power-up and asserts
RESET to the rest of the system. If an external
reset pushbutton switch is desired, an external reset circuit is easily constructed by using
open-collector cross-coupled NAND gates to debounce the output from the switch.
10.1.3 SRAM Interface
The SRAM interface is very simple when the programmable chip selects are used.
External circuitry to decode address information and circuitry to return data and size
acknowledge (
DSACK
≈) is not required. However, external ICs are required to provide
write enables for the high and low bytes of data.
MCM6206-35
MCM6206-35
R/W
CE
E
R/W
CE
E
D7-D0
D15-D8
A15-A1
R/W
SIZ0
CS
D15-D0
MC68340
UWE
..
.
.
..
.
.
..
.
.
..
.
.
..
.
.
..
.
.
AS
LWE
A0
Figure 10-5. SRAM Interface
The SRAM interface shown in Figure 10-5 is a two-clock interface at 16.78-MHz operating
frequency. The MCM6206C-35 memories provide an access time of 15 ns when the chip
enable (
E) input is low. If buffers are required to reduce signal loading or if slower and less
expensive memories are desired, a three-clock cycle can be used. In the circuit shown in
Figure 10-5, additional memories can be used provided the MC68340 specification for
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com