Electronic Components Datasheet Search
  English  ▼

X  

MC68340 Datasheet(PDF) 392 Page - Freescale Semiconductor, Inc

Part # MC68340
Description  Integrated Processor with DMA User?셲 Manual
PDF  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 Datasheet(HTML) 392 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 388Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 389Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 390Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 391Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 392Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 393Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 394Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 395Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 396Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 392 / 441 page
background image
MOTOROLA
MC68340 USER’S MANUAL
10-5
X1
X2
RxDx
TxDx
MC68340
15 pF
5 pF
3.6864 MHz
Rx1
Tx1
C1+
C2+
MC145407
R
T
10
F
µ
10
F
µ
C1-
C1-
µ
10
F
µ
10
F
VSS
GND
C2+
C2-
VCC
Figure 10-7. Serial Interface
10.2 MEMORY INTERFACE INFORMATION
The following paragraphs contain information on using an 8-bit boot ROM, performing
access time calculations, calculating frequency-adjusted outputs, and interfacing an 8-bit
device to 16-bit memory using the DMA channel single-address mode.
10.2.1 Using an 8-Bit Boot ROM
Upon power-up, the MC68340 uses
CS0 to begin operation. CS0 is a three-wait-state, 16-
bit chip select, until otherwise programmed. If an 8-bit ROM is desired, external circuitry
can be added to return an 8-bit
DSACK
≈ in two wait states (see Figure 10-8).
CLKOUT
CS0
CP
MR
Q0
Q1
Q2
Q3
DSACK0
'393
Figure 10-8. External Circuitry for 8-Bit Boot ROM
The `393 is a falling edge-triggered counter; thus,
CS0 is stable during the time in which it
is being clocked.
CS0 acts as the asynchronous reset—i.e., when it is asserted, the `393
is allowed to count. The falling edge of S2 provides the first counting edge. Q1 does not
transition on this falling edge, but transitions to a logic one on the subsequent edge.
DSACK0 is Q1 inverted; thus, on the next falling edge, DSACK0 is seen as asserted,
indicating an 8-bit port. When
CS0 is negated, Q1 is again held in reset and DSACK0 is
negated. The timing diagram in Figure 10-9 illustrates this operation.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com