CS5535 datasheet(547/555 Pages) NSC

547 / 555 page

Revision 0.8

547

www.national.com

Electrical Specifications (Continued)

6.3.12 UART and IR Signaling

The UART support signals detailed in this sub-section use

various types of buffers depending upon chip configuration.

For a detailed explanation of buffer types, see Table 2-4

"Buffer Type Characteristics" on page 28.

In this subsection, unless otherwise noted:

• All timing specifications are specified under the oper-

ating conditions listed in Table 6-3 on page 526 (i.e.,

VCORE and VCORE_VSB = All; VIO and VIO_VSB = All;

TCASE = All).

• No clock reference.

Table 6-20. UART Timing Parameters

Signal

Parameter

Min

Max

Units

Comment/Condition

UART1_TX (GPIO8)

Async Output or Level

Note 1.

UART1_IR_TX (GPIO8)

Async Output or Level

Note 2.

UART1_RX (GPIO9)

Async Input

Note 3.

UART2_TX (GPIO4)

Async Output or Level

Note 1.

UART2_RX (GPIO3)

Async Input

Note 3

Note 1. GPIO configured: AUX_IN and Input Enable = 0; Output Enable and AUX_OUT_1 = 1; Open-drain and

AUX_OUT_2 = 0.

Note 2. GPIO configured: AUX_IN and Input Enable = 0; Output Enable and AUX_OUT_2 = 1; Open-drain and

AUX_OUT_1 = 0.

Note 3. GPIO configured: AUX_IN and Input Enable = 1; Output Enable, AUX_OUT_1, and AUX_OUT_2 = 0.

CS5535 Datasheet(PDF) 547 Page - National Semiconductor (TI)

CS5535 Datasheet(HTML) 547 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL