PI7C8150AND datasheet(35/111 Pages) PERICOM

35 / 111 page

PI7C8150A

2-PORT PCI-TO-PCI BRIDGE

Page 35 of 111

APRIL 2006 – Revision 1.1

Normal termination occurs when the initiator de-asserts FRAME_L at the beginning of the

last data phase, and de-asserts IRDY# at the end of the last data phase in conjunction with

either TRDY_L or STOP_L assertion from the target.

Master abort

A master abort occurs when no target response is detected. When the initiator does not

detect a DEVSEL_L from the target within five clock cycles after asserting FRAME_L, the

initiator terminates the transaction with a master abort. If FRAME_L is still asserted, the

initiator de-asserts FRAME_L on the next cycle, and then de-asserts IRDY_L on the

following cycle. IRDY_L must be asserted in the same cycle in which FRAME_L de-

asserts. If FRAME_L is already de-asserted, IRDY_L can be de-asserted on the next clock

cycle following detection of the master abort condition.

The target can terminate transactions with one of the following types of termination:

Normal termination

TRDY_L and DEVSEL_L asserted in conjunction with FRAME_L de-asserted and

IRDY_L asserted.

Target retry

STOP_L and DEVSEL_L asserted with TRDY_L de-asserted during the first data phase.

No data transfers occur during the transaction. This transaction must be repeated.

Target disconnect with data transfer

STOP_L, DEVSEL_L and TRDY_L asserted. It signals that this is the last data transfer of

the transaction.

Target disconnect without data transfer

STOP_L and DEVSEL_L asserted with TRDY_L de-asserted after previous data transfers

have been made. Indicates that no more data transfers will be made during this transaction.

Target abort

STOP_L asserted with DEVSEL_L and TRDY_L de-asserted. Indicates that target will

never be able to complete this transaction. DEVSEL_L must be asserted for at least one

cycle during the transaction before the target abort is signaled.

3.8.1

MASTER TERMINATION INITIATED BY PI7C8150A

PI7C8150A, as an initiator, uses normal termination if DEVSEL_L is returned by target

within five clock cycles of PI7C8150A’s assertion of FRAME_L on the target bus. As an

initiator, PI7C8150A terminates a transaction when the following conditions are met:

During a delayed write transaction, a single DWORD is delivered.

During a non-prefetchable read transaction, a single DWORD is transferred from the

target.

During a prefetchable read transaction, a pre-fetch boundary is reached.

For a posted write transaction, all write data for the transaction is transferred from data

buffers to the target.

06-0057

PI7C8150AND Datasheet(PDF) 35 Page - Pericom Semiconductor Corporation

PI7C8150AND Datasheet(HTML) 35 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL