Electronic Components Datasheet Search
  English  ▼

X  

ES9080 Datasheet(PDF) 132 Page - ESS Technology,Inc

Part # ES9080
Description  32-bit High-Performance 8-Channel DAC
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESS [ESS Technology,Inc]
Direct Link  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9080 Datasheet(HTML) 132 Page - ESS Technology,Inc

Back Button ES9080 Datasheet HTML 128Page - ESS Technology,Inc ES9080 Datasheet HTML 129Page - ESS Technology,Inc ES9080 Datasheet HTML 130Page - ESS Technology,Inc ES9080 Datasheet HTML 131Page - ESS Technology,Inc ES9080 Datasheet HTML 132Page - ESS Technology,Inc ES9080 Datasheet HTML 133Page - ESS Technology,Inc ES9080 Datasheet HTML 134Page - ESS Technology,Inc ES9080 Datasheet HTML 135Page - ESS Technology,Inc ES9080 Datasheet HTML 136Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 146 page
background image
CONFIDENTIAL ADVANCE INFORMATION 0.4.3
ES9080 Product Datasheet
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
132
Addendum
The following subsections outline the recommended configuration for common I2S and TDM modes in s2m format.
I2S Master
//Initialize into I2S with 4 data lines (8 channel), MCLK = 49.152MHz, fs = 48kHz, DRE
enabled, automute enabled
w 0x98 192 0x03; //Set GPIO1 (MCLK) pad to input mode, Invert CLKHV phase for better DNR
w 0x98 193 0xC3; //Set PLL Bypass, Remove 10k DVDD shunt to ground, set PLL input to MCLK,
enable the PLL clock inputs
w 0x98 202 0x40; //Set PLL Parameters
w 0x90 1 0xFF;
//Enable Interpolation and modulator clocks for all 8 channels
w 0x90 2 0x01;
//Enable the TDM decoder
//This sets the MCLK/FS rate
//w 0x90 3 0x00;
//128FS Eg, 49.152MHz/384kHz
//w 0x90 4 0x00;
//128FS Eg, 49.152MHz/384kHz
//w 0x90 3 0x01;
//256FS Eg, 49.152MHz/192kHz
//w 0x90 4 0x01;
//256FS Eg, 49.152MHz/192kHz
//w 0x90 3 0x03;
//512FS Eg, 49.152MHz/96kHz
//w 0x90 4 0x03;
//512FS Eg, 49.152MHz/96kHz
w 0x90 3 0x07;
//1024FS Eg, 49.152MHz/48kHz
w 0x90 4 0x07;
//1024FS Eg, 49.152MHz/48kHz
w 0x90 5 0xFF;
//Enable all 8 channels Analog section.
w 0x90 6 0x1F;
//Set the PNEG charge pump clock frequency to 705.6kHz or 768kHz
(depending on MCLK being 22.5792MHz or 24.576MHz)
w 0x90 7 0xBB;
//Setup automated delay sequence for analog section quietest pop
w 0x90 51 0x80;
//Force a PLL_LOCKL signal from analog since it it bypassed to prevent
muting the DAC automatically
//GPIO Registers
w 0x90 62 0x0E;
//Enable GPIO2/3/4 Inputs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com